型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

IDT74FCT162511CTPF

Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, TVSOP-56

器件类别：逻辑    逻辑   

厂商名称：IDT (Integrated Device Technology)

下载文档
参数 预览 参数对比
器件参数
参数名称
属性值
是否无铅
含铅
是否Rohs认证
不符合
零件包装代码
SSOP
包装说明
TVSOP-56
针数
56
Reach Compliance Code
not_compliant
其他特性
INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B
控制类型
INDEPENDENT CONTROL
计数方向
BIDIRECTIONAL
系列
FCT
JESD-30 代码
R-PDSO-G56
JESD-609代码
e0
长度
11.3 mm
逻辑集成电路类型
REGISTERED BUS TRANSCEIVER
最大I（ol）
0.024 A
湿度敏感等级
1
位数
16
功能数量
1
端口数量
2
端子数量
56
最高工作温度
85 °C
最低工作温度
-40 °C
输出特性
3-STATE WITH SERIES RESISTOR
输出极性
TRUE
封装主体材料
PLASTIC/EPOXY
封装代码
TSSOP
封装等效代码
TSSOP56,.25,16
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）
240
电源
5 V
Prop。Delay @ Nom-Sup
4.2 ns
传播延迟（tpd）
5.3 ns
认证状态
Not Qualified
座面最大高度
1.2 mm
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
4.5 V
标称供电电压 (Vsup)
5 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
Tin/Lead (Sn85Pb15)
端子形式
GULL WING
端子节距
0.4 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
20
翻译
N/A
触发器类型
POSITIVE EDGE
宽度
4.4 mm
Base Number Matches
1
文档预览
Integrated Device Technology, Inc.
FAST CMOS 16-BIT
REGISTERED/LATCHED
TRANSCEIVER WITH PARITY
IDT54/74FCT162511AT/CT
FEATURES:
•
•
•
•
•
•
•
•
•
•
•
0.5 MICRON CMOS Technology
Typical tsk(o) (Output Skew) < 250ps, clocked mode
Low input and output leakage
≤1µA
(max)
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP,
15.7 mil pitch TVSOP and 25 mil pitch Cerpack
Extended commercial range of –40°C to +85°C
V
CC
= 5V
±10%
Balanced Output Drivers:
±24mA
(commercial)
±16mA
(military)
Series current limiting resistors
Generate/Check, Check/Check modes
Open drain parity error allows wire-OR
DESCRIPTION:
The FCT162511AT/CT 16-bit registered/latched transceiver
with parity is built using advanced dual metal CMOS technol-
ogy. This high-speed, low-power transceiver combines D-
type latches and D-type flip-flops to allow data flow in transpar-
ent, latched or clocked modes. The device has a parity
generator/cheker in the A-to-B direction and a parity checker
in the B-to-A direction. Error checking is done at the byte level
with separate parity bits for each byte. Separate error flags
exits for each direction with a single error flag indicating an
error for either byte in the A-to-B direction and a second error
flag indicating an error for either byte in the B-to-A direction.
The parity error flags are open drain outputs which can be tied
together and/or tied with flags from other devices to form a
single error flag or interrupt. The parity error flags are enabled
by the
OExx
control pins allowing the designer to disable the
error flag during combinational transitions.
The control pins LEAB, CLKAB and
OEAB
control opera-
tion in the A-to-B direction while LEBA, CLKBA and
OEBA
control the B-to-A direction.
GEN
/CHK is only for the selection
of A-to-B operation, the B-to-A direction is always in checking
mode. The ODD/
EVEN
select is common between the two
directions. Except for the ODD/
EVEN
control, independent
operation can be achieved between the two directions by
using the corresponding control lines.
SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM:
LEAB
CLKAB
Data
16
Parity
GEN/CHK
Byte
Parity
Generator/
Checker
2
Latch/
Register
Parity, data
18
OEAB
B0-15
PB1,2
PERB
(Open Drain)
A0-15
PA1,2
ODD/EVEN
LEBA
CLKBA
Parity, data
18
OEBA
PERA
(Open Drain)
Latch/
Register
Byte
Parity
Checking
Parity, Data
18
2916 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996
Integrated Device Technology, Inc.
AUGUST 1996
DSC–2916/5
5.11
1
IDT54/74FCT162511AT/CT
FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY
MILITARY AND COMMERCIAL TEMPERATURE RANGES
FUNCTIONAL BLOCK DIAGRAM
ODD/EVEN
OEAB
LEBA
CLKBA
CLKAB
LEAB
C
A
0
- A
7
D
C
D
OEBA
C
D
B
0
- B
7
C
D
P
O
C
D
C
D
P
C
D
C
D
PB
1
PA
1
I
C
A
8
- A
15
D
C
D
C
D
B
8
- B
15
C
D
P
O
C
D
C
D
C
D
C
D
C
D
C
PA
2
I
PB
2
C
GEN/CHK
D
PERB
(Open Drain)
C
D
P
2916 drw 02
PERA
(Open Drain)
D
5.11
2
IDT54/74FCT162511AT/CT
FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
OEAB
LEAB
PA
1
GND
A
0
A
1
V
CC
A
2
A
3
A
4
A
5
A
6
A
7
GND
PERA
A
8
A
9
A
10
A
11
A
12
A
13
V
CC
A
14
A
15
GND
PA
2
OEBA
LEBA
1
2
3
4
5
6
7
8
9
10
11
12
13
56
55
54
53
52
51
50
49
48
47
46
45
44
GEN/CHK
CLKAB
PB
1
GND
B
0
B
1
V
CC
B
2
B
3
B
4
B
5
B
6
B
7
PERB
GND
B
8
B
9
B
10
B
11
B
12
B
13
V
CC
B
14
B
15
GND
PB
2
CLKBA
ODD/EVEN
OEAB
LEAB
PA
1
GND
A
0
A
1
V
CC
A
2
A
3
A
4
A
5
A
6
A
7
GND
PERA
A
8
A
9
A
10
A
11
A
12
A
13
V
CC
A
14
A
15
GND
PA
2
OEBA
LEBA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
E56-1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
GEN/CHK
CLKAB
PB
1
GND
B
0
B
1
V
CC
B
2
B
3
B
4
B
5
B
6
B
7
PERB
GND
B
8
B
9
B
10
B
11
B
12
B
13
V
CC
B
14
B
15
GND
PB
2
CLKBA
ODD/EVEN
14 SO56-1 43
SO56-2
15 SO56-3 42
16
17
18
19
20
21
22
23
24
25
26
27
28
41
40
39
38
37
36
35
34
33
32
31
30
29
SSOP/
TSSOP/TVSOP
TOP VIEW
2916 drw 03
CERPACK
TOP VIEW
2916 drw 04
5.11
3
IDT54/74FCT162511AT/CT
FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Description
Max.
V
TERM(2)
Terminal Voltage with Respect to –0.5 to +7.0
GND
V
TERM(3)
Terminal Voltage with Respect to
–0.5 to
GND
V
CC
+0.5
T
STG
Storage Temperature
–65 to +150
I
OUT
DC Output Current
–60 to +120
Unit
V
V
°C
mA
PIN DESCRIPTION
Pin Names
Description
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Latch Enable Input
B-to-A Latch Enable Input
A-to-B Clock Input
B-to-A Clock Input
A-to-B Data Inputs or B-to-A 3-State Outputs
B-to-A Data Inputs or A-to-B 3-State Outputs
Parity Error (Open Drain) on A Outputs
Parity Error (Open Drain) on B Outputs
A-to-B Parity Input, B-to-A Parity Output
B-to-A Parity Input, A-to-B Parity Output
Parity Mode Selection Input
A to B Port Generate or Check Mode Input
OEAB
OEBA
LEAB
LEBA
CLKAB
CLKBA
Ax
Bx
2916 lnk 01
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.
2. Open drain and all device terminals except FCT162XXXT Output and I/O
terminals.
3. Output and I/O terminals for FCT162XXXT.
PERA
PERB
PAx
(1)
PBx
ODD/
EVEN
GEN
/CHK
FUNCTION TABLE
(1,4)
OEAB
H
L
L
L
L
L
L
Inputs
LEAB
CLKAB
X
H
H
L
L
L
L
X
X
X
↑
↑
L
H
Ax
X
L
H
L
H
X
X
Outputs
Bx
Z
L
H
L
H
B
(2)
B
(3)
2916 tbl 03
NOTES:
1. The PAx pin input is internally disabled during parity generation. This
means that when generating parity in the A to B direction there is no need
to add a pull up resistor to guarantee state. The pin will still function
properly as the parity output for the B to A direction.
NOTES:
2916 tbl 02
1. A-to-B data flow is shown. B-to-A data flow is similar but uses
OEBA
,
LEBA, and CLKBA.
2. Output level before the indicated steady-state input conditions were
established.
3. Output level before the indicated steady-state input conditions were
established, provided that CLKAB was HIGH before LEAB went LOW.
4. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑
= LOW-to-HIGH Transition
5.11
4
IDT54/74FCT162511AT/CT
FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY
MILITARY AND COMMERCIAL TEMPERATURE RANGES
CAPACITANCE
(T
A
= +25°C, f = 1.0MHz)
Symbol
Parameter
(1)
C
IN
Input
Capacitance
C
I/O
I/O
Capacitance
C
O
Open Drain
Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
V
OUT
= 0V
Typ.
3.5
3.5
3.5
Max.
6.0
8.0
6.0
Unit
pF
pF
pF
2916 lnk 04
FUNCTION TABLE
(PARITY GENERATION)
(1, 2, 3, 4, 5)
A
0
- A
7
, Total Number
of inputs that are high
1, 3, 5 or 7
1, 3, 5 or 7
0, 2, 4, 6 or 8
0, 2, 4, 6 or 8
ODD/
EVEN
L
H
L
H
PB
1
H
L
L
H
NOTE:
1. This parameter is measured at characterization but not tested.
FUNCTION TABLE
(PARITY CHECKING)
(1, 2, 3, 4)
A
0
- A
7
and PA
1 (5)
, Total Number
of inputs that are high
1, 3, 5, 7 or 9
1, 3, 5, 7 or 9
0, 2, 4, 6 or 8
0, 2, 4, 6 or 8
ODD/
EVEN
L
H
L
H
2916 tbl 06
NOTES:
1. Conditions shown are for
GEN
/CHK = L,
OEAB
= L,
OEBA
= H.
2. A-to-B parity checking is shown. B-to-A is capable of parity checking while
A-to-B is performing generation. B-to-A will not generate parity.
3. The response shown is for LEAB = H. If LEAB = L then CLKAB will control
as an edge triggered clock.
4. Conditions shown are for the byte A
0
-A
7
. The byte A
8
-A
15
is similiar but
will output the parity on PB
2
.
5. The error flag
PERB
will remain in a high state during parity generation.
PERB
L
H
(6)
H
(6)
L
2916 tbl 05
NOTES:
1. Conditions shown are for
GEN
/CHK = H,
OEAB
= L,
OEBA
= H.
2. A-to-B parity checking is shown. B-to-A parity checking is similar but uses
OEBA
= L,
OEAB
= H and errors will be indicated on
PERA
.
3. In parity checking mode the parity bits will be transmitted unchanged along
with the corresponding data regardless of parity errors. (PB
1
= PA
1
).
4. The response shown is for LEAB = H. If LEAB = L then CLKAB will control
as an edge triggered clock.
5. Conditions shown are for the byte A
0
-A
7
and PA
1
. The byte A
8
-A
15
and
PA
2
is similiar.
6. The parity error flag
PERB
is a combined flag for both bytes A
0
-A
7
and A
8
-
A
15
. If a parity error occurs on either byte
PERB
will go low.
PERB
is an
open drain output which must be externally pulled up to achieve a logic
HIGH.
5.11
5
查看更多>
参数对比
与IDT74FCT162511CTPF相近的元器件有：IDT54FCT162511CTEB、IDT74FCT162511ATPV、IDT74FCT162511CTE、IDT54FCT162511CTE、IDT74FCT162511ATPA、IDT74FCT162511ATPF、IDT74FCT162511ATE、IDT74FCT162511CTPA、IDT54FCT162511ATE。描述及对比如下：
型号 IDT74FCT162511CTPF IDT54FCT162511CTEB IDT74FCT162511ATPV IDT74FCT162511CTE IDT54FCT162511CTE IDT74FCT162511ATPA IDT74FCT162511ATPF IDT74FCT162511ATE IDT74FCT162511CTPA IDT54FCT162511ATE
描述 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, TVSOP-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, CDFP56, CERPACK-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, SSOP-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, TSSOP-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, TVSOP-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, TSSOP-56 Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, CDFP56, 0.635 MM PITCH, CERPACK-56
零件包装代码 SSOP DFP SSOP DFP DFP TSSOP SSOP DFP TSSOP DFP
包装说明 TVSOP-56 CERPACK-56 SSOP-56 DFP, DFP, TSSOP-56 TVSOP-56 DFP, TSSOP-56 DFP,
针数 56 56 56 56 56 56 56 56 56 56
Reach Compliance Code not_compliant not_compliant not_compliant compliant unknown not_compliant not_compliant compliant not_compliant unknown
其他特性 INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; PARITY GENERATION/ERROR DETECTION A TO B
系列 FCT FCT FCT FCT FCT FCT FCT FCT FCT FCT
JESD-30 代码 R-PDSO-G56 R-GDFP-F56 R-PDSO-G56 R-GDFP-F56 R-GDFP-F56 R-PDSO-G56 R-PDSO-G56 R-GDFP-F56 R-PDSO-G56 R-GDFP-F56
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0
长度 11.3 mm 18.415 mm 18.415 mm 18.415 mm 18.415 mm 14 mm 11.3 mm 18.415 mm 14 mm 18.415 mm
逻辑集成电路类型 REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER
位数 16 16 16 16 16 16 16 16 16 16
功能数量 1 1 1 1 1 1 1 1 1 1
端口数量 2 2 2 2 2 2 2 2 2 2
端子数量 56 56 56 56 56 56 56 56 56 56
最高工作温度 85 °C 125 °C 85 °C 85 °C 125 °C 85 °C 85 °C 85 °C 85 °C 125 °C
最低工作温度 -40 °C -55 °C -40 °C -40 °C -55 °C -40 °C -40 °C -40 °C -40 °C -55 °C
输出特性 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR
输出极性 TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE
封装主体材料 PLASTIC/EPOXY CERAMIC, GLASS-SEALED PLASTIC/EPOXY CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, GLASS-SEALED PLASTIC/EPOXY CERAMIC, GLASS-SEALED
封装代码 TSSOP DFP SSOP DFP DFP TSSOP TSSOP DFP TSSOP DFP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE, SHRINK PITCH FLATPACK SMALL OUTLINE, SHRINK PITCH FLATPACK FLATPACK SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH FLATPACK SMALL OUTLINE, THIN PROFILE, SHRINK PITCH FLATPACK
传播延迟（tpd） 5.3 ns 5.5 ns 5.6 ns 5.3 ns 5.5 ns 5.6 ns 5.6 ns 5.6 ns 5.3 ns 6 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.2 mm 2.413 mm 2.794 mm 2.413 mm 2.413 mm 1.2 mm 1.2 mm 2.413 mm 1.2 mm 2.413 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 YES YES YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL MILITARY INDUSTRIAL INDUSTRIAL MILITARY INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL MILITARY
端子面层 Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) TIN LEAD TIN LEAD Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) TIN LEAD Tin/Lead (Sn85Pb15) TIN LEAD
端子形式 GULL WING FLAT GULL WING FLAT FLAT GULL WING GULL WING FLAT GULL WING FLAT
端子节距 0.4 mm 0.635 mm 0.635 mm 0.635 mm 0.635 mm 0.5 mm 0.4 mm 0.635 mm 0.5 mm 0.635 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
宽度 4.4 mm 9.652 mm 7.5 mm 9.652 mm 9.652 mm 6.1 mm 4.4 mm 9.652 mm 6.1 mm 9.652 mm
是否Rohs认证 不符合 不符合 不符合 不符合 - 不符合 不符合 不符合 不符合 -
控制类型 INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL - - INDEPENDENT CONTROL INDEPENDENT CONTROL - INDEPENDENT CONTROL -
计数方向 BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL - - BIDIRECTIONAL BIDIRECTIONAL - BIDIRECTIONAL -
最大I（ol） 0.024 A 0.016 A 0.024 A - - 0.024 A 0.024 A - 0.024 A -
封装等效代码 TSSOP56,.25,16 FL56,.4,25 SSOP56,.4 - - TSSOP56,.3,20 TSSOP56,.25,16 - TSSOP56,.3,20 -
峰值回流温度（摄氏度） 240 NOT SPECIFIED 225 225 - 240 240 225 240 -
电源 5 V 5 V 5 V - - 5 V 5 V - 5 V -
Prop。Delay @ Nom-Sup 4.2 ns 4.5 ns 5 ns - - 5 ns 5 ns - 4.2 ns -
处于峰值回流温度下的最长时间 20 NOT SPECIFIED 20 30 - 20 20 30 20 -
翻译 N/A N/A N/A - - N/A N/A - N/A -
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE - - POSITIVE EDGE POSITIVE EDGE - POSITIVE EDGE -
Base Number Matches 1 1 1 1 1 1 1 1 1 -
负载电容（CL） - 50 pF 50 pF 50 pF 50 pF 50 pF - 50 pF 50 pF 50 pF
热门器件
热门资源推荐
PCB电源仿真用什么工具 不是有效的 win32 应用程序，终于解决 限时优惠 | 新注册 e络盟，下单就有三重优惠！（5月24日截止） EEWORLD大学堂----直播回放：ST60毫米波非接触连接器 - 赋予你独特的产品设计，重拾市场话语权 墙上RJ-45面板内部PCB走线意图 电容器的识别与型号命名法 正弦振荡电路杂谈(二) 凸点、柱体桥式传感器&梁式桥式传感器 【转载】深入浅出常用元器件系列——光耦 EEWORLD大学堂----世界首款柔性智能屏手机
PIC单片机控制的遥控防盗报警器电路 红外线探测报警器 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 RS-485基础知识:处理空闲总线条件的两种常见方法 如何构建一个触摸传感器电路 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路 基于TDA2003的简单低功耗汽车立体声放大器电路
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消