PRELIMINARY DATA SHEET
MICRONAS
INTERMETALL
MSP 34x0G
Multistandard
Sound Processor Family
Edition Oct. 6, 1999
6251-476-3PD
MSP 34x0G
Contents
Page
5
6
6
7
8
9
9
9
9
10
10
10
12
12
12
12
12
12
13
13
13
13
14
14
14
15
15
15
16
17
18
18
18
18
18
19
19
19
22
23
23
24
25
26
27
Section
1.
1.1.
1.2.
1.3.
2.
2.1.
2.2.
2.2.1.
2.2.2.
2.2.3.
2.2.4.
2.3.
2.4.
2.5.
2.5.1.
2.5.2.
2.5.3.
2.5.4.
2.6.
2.6.1.
2.6.2.
2.7.
2.8.
2.9.
2.10.
3.
3.1.
3.1.1.
3.1.2.
3.1.3.
3.1.4.
3.1.4.1.
3.1.4.2.
3.1.4.3.
3.1.4.4.
3.2.
3.3.
3.3.1.
3.3.2.
3.3.2.1.
3.3.2.2.
3.3.2.3.
3.3.2.4.
3.3.2.5.
3.3.2.6.
Title
PRELIMINARY DATA SHEET
Introduction
Features of the MSP 34x0G Family and Differences to MSPD
MSP 34x0G Version List
MSP 34x0G Versions and their Application Fields
Functional Description
Architecture of the MSP 34x0G Family
Sound IF Processing
Analog Sound IF Input
Demodulator: Standards and Features
Preprocessing of Demodulator Signals
Automatic Sound Select
Preprocessing for SCART and I
2
S Input Signals
Source Selection and Output Channel Matrix
Audio Baseband Processing
Automatic Volume Correction (AVC)
Loudspeaker and Headphone Outputs
Subwoofer Output
Quasi-Peak Detector
SCART Signal Routing
SCART DSP In and SCART Out Select
Stand-by Mode
I
2
S Bus Interface
ADR Bus Interface
Digital Control I/O Pins and Status Change Indication
Clock PLL Oscillator and Crystal Specifications
Control Interface
I
2
C Bus Interface
Device and Subaddresses
Description of CONTROL Register
Protocol Description
Proposals for General MSP 34x0G I
2
C Telegrams
Symbols
Write Telegrams
Read Telegrams
Examples
Start-Up Sequence: Power-Up and I
2
C Controlling
MSP 34x0G Programming Interface
User Registers Overview
Description of User Registers
STANDARD SELECT Register
Refresh of STANDARD SELECT Register
STANDARD RESULT Register
Write Registers on I
2
C Subaddress 10
hex
Read Registers on I
2
C Subaddress 11
hex
Write Registers on I
2
C Subaddress 12
hex
2
MICRONAS INTERMETALL
PRELIMINARY DATA SHEET
MSP 34x0G
Contents, continued
Page
38
39
39
39
39
39
40
40
40
42
42
44
47
50
54
56
56
57
57
57
58
59
60
60
61
62
63
64
65
67
67
68
71
74
74
75
76
76
77
77
Section
3.3.2.7.
3.4.
3.5.
3.5.1.
3.5.2.
3.5.3.
3.5.4.
3.5.5.
3.5.6.
4.
4.1.
4.2.
4.3.
4.4.
4.5.
4.6.
4.6.1.
4.6.2.
4.6.2.1.
4.6.2.2.
4.6.2.3.
4.6.2.4.
4.6.3.
4.6.3.1.
4.6.3.2.
4.6.3.3.
4.6.3.4.
4.6.3.5.
4.6.3.6.
4.6.3.7.
4.6.3.8.
4.6.3.9.
4.6.3.10.
5.
5.1.
5.2.
5.3.
5.4.
5.5.
5.6.
Title
Read Registers on I
2
C Subaddress 13
hex
Programming Tips
Examples of Minimum Initialization Codes
B/G-FM (A2 or NICAM)
BTSC-Stereo
BTSC-SAP with SAP at Loudspeaker Channel
FM-Stereo Radio
Automatic Standard Detection
Software Flow for Interrupt driven STATUS Check
Specifications
Outline Dimensions
Pin Connections and Short Descriptions
Pin Descriptions
Pin Configurations
Pin Circuits
Electrical Characteristics
Absolute Maximum Ratings
Recommended Operating Conditions (T
A
= 0 to 70
°C)
General Recommended Operating Conditions
Analog Input and Output Recommendations
Recommendations for Analog Sound IF Input Signal
Crystal Recommendations
Characteristics
General Characteristics
Digital Inputs, Digital Outputs
Reset Input and Power-Up
I
2
C-Bus Characteristics
I
2
S-Bus Characteristics
Analog Baseband Inputs and Outputs, AGNDC
Sound IF Inputs
Power Supply Rejection
Analog Performance
Sound Standard Dependent Characteristics
Appendix A: Overview of TV-Sound Standards
NICAM 728
A2-Systems
BTSC-Sound System
Japanese FM Stereo System (EIA-J)
FM Satellite Sound
FM-Stereo Radio
MICRONAS INTERMETALL
3
MSP 34x0G
Contents, continued
Page
78
79
80
81
81
81
81
82
82
83
84
86
86
88
88
88
88
89
89
89
89
90
90
90
90
90
90
91
91
91
91
91
91
91
91
93
93
94
95
96
Section
6.
6.1.
6.2.
6.3.
6.3.1.
6.3.1.1.
6.3.1.2.
6.3.2.
6.3.3.
6.3.4.
6.3.5.
6.3.6.
6.3.7.
6.4.
6.4.1.
6.4.2.
6.4.3.
6.4.4.
6.4.5.
6.4.6.
6.4.7.
6.5.
6.5.1.
6.5.2.
6.5.3.
6.5.4.
6.5.5.
6.5.6.
6.5.7.
6.6.
6.6.1.
6.6.2.
6.7.
6.7.1.
6.7.2.
6.8.
6.9.
7.
8.
9.
Title
PRELIMINARY DATA SHEET
Appendix B: Manual/Compatibility Mode
Demodulator Write and Read Registers for Manual/Compatibility Mode
DSP Write and Read Registers for Manual/Compatibility Mode
Manual/Compatibility Mode: Description of Demodulator Write Registers
Automatic Switching between NICAM and Analog Sound
Function in Automatic Sound Select Mode
Function in Manual Mode
A2 Threshold
Carrier-Mute Threshold
Register AD_CV
Register MODE_REG
FIR-Parameter, Registers FIR1 and FIR2
DCO-Registers
Manual/Compatibility Mode: Description of Demodulator Read Registers
NICAM Mode Control/Additional Data Bits Register
Additional Data Bits Register
CIB Bits Register
NICAM Error Rate Register
PLL_CAPS Readback Register
AGC_GAIN Readback Register
Automatic Search Function for FM-Carrier Detection in Satellite Mode
Manual/Compatibility Mode: Description of DSP Write Registers
Additional Channel Matrix Modes
Volume Modes of SCART1/2 Outputs
FM Fixed Deemphasis
FM Adaptive Deemphasis
NICAM Deemphasis
Identification Mode for A2 Stereo Systems
FM DC Notch
Manual/Compatibility Mode: Description of DSP Read Registers
Stereo Detection Register for A2 Stereo Systems
DC Level Register
Demodulator Source Channels in Manual Mode
Terrestric Sound Standards
SAT Sound Standards
Exclusions of Audio Baseband Features
Phase Relationship of Analog Outputs
Appendix D: MSP 34x0G Version History
Appendix E: Application Circuit
Data Sheet History
4
MICRONAS INTERMETALL
PRELIMINARY DATA SHEET
MSP 34x0G
Other processed standards are the Japanese FM-FM
multiplex standard (EIA-J) and the FM Stereo Radio
standard.
Current ICs have to perform adjustment procedures in
order to achieve good stereo separation for BTSC and
EIA-J. The MSP 34x0G has optimum stereo perfor-
mance without any adjustments.
All MSP 34x0G versions are pin and software down-
ward-compatible to the MSP 34x0D. The MSP 34x0G
further simplifies controlling software. Standard selec-
tion requires a single I
2
C transmission only.
The MSP 34x0G has built-in automatic functions: The
IC is able to detect the actual sound standard automat-
ically (Automatic Standard Detection). Furthermore,
pilot levels and identification signals can be evaluated
internally with subsequent switching between mono/
stereo/bilingual; no I
2
C interaction is necessary (Auto-
matic Sound Selection).
The ICs are produced in submicron CMOS technology.
The MSP 34x0G is available in the following pack-
ages: PLCC68, PSDIP64, PSDIP52, PQFP80, and
PLQFP64.
Multistandard Sound Processor Family
Release Note: Revision bars indicate significant
changes to the previous edition. The hardware and
software description in this document is valid for
the MSP 34x0G version B5 and following versions.
1. Introduction
The MSP 34x0G family of single-chip Multistandard
Sound Processors covers the sound processing of all
analog TV-Standards worldwide, as well as the NICAM
digital sound standards. The full TV sound processing,
starting with analog sound IF signal-in, down to pro-
cessed analog AF-out, is performed on a single chip.
Figure 1–1 shows a simplified functional block diagram
of the MSP 34x0G.
This new generation of TV sound processing ICs now
includes versions for processing the multichannel tele-
vision sound (MTS) signal conforming to the standard
recommended by the Broadcast Television Systems
Committee (BTSC). The DBX noise reduction, or alter-
natively, MICRONAS Noise Reduction (MNR) is per-
formed alignment free.
Sound IF1
ADC
Sound IF2
De-
modulator
Pre-
processing
Loud-
speaker
Sound
Processing
DAC
Loud-
speaker
Subwoofer
Source Select
I
2
S1
I
2
S2
SCART1
Headphone
Sound
Processing
DAC
Headphone
Prescale
I
2
S
DAC
SCART2
SCART3
SCART4
MONO
SCART
DSP
Input
Select
SCART1
ADC
Prescale
DAC
SCART
Output
Select
SCART2
Fig. 1–1:
Simplified functional block diagram of the MSP 34x0G
MICRONAS INTERMETALL
5
单片机
