型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

N74F161AD

Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16

器件类别：逻辑    逻辑   

厂商名称：Rochester Electronics

厂商官网：https://www.rocelec.com/

下载文档
参数 预览 参数对比
N74F161AD 在线购买

供应商：

器件：N74F161AD

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
厂商名称
Rochester Electronics
包装说明
SOP,
Reach Compliance Code
unknown
其他特性
TCO OUTPUT
计数方向
UP
系列
F/FAST
JESD-30 代码
R-PDSO-G16
长度
9.9 mm
负载/预设输入
YES
逻辑集成电路类型
BINARY COUNTER
工作模式
SYNCHRONOUS
位数
4
功能数量
1
端子数量
16
最高工作温度
70 °C
最低工作温度
封装主体材料
PLASTIC/EPOXY
封装代码
SOP
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE
传播延迟（tpd）
11 ns
座面最大高度
1.75 mm
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
4.5 V
标称供电电压 (Vsup)
5 V
表面贴装
YES
技术
TTL
温度等级
COMMERCIAL
端子形式
GULL WING
端子节距
1.27 mm
端子位置
DUAL
触发器类型
POSITIVE EDGE
宽度
3.9 mm
最小 fmax
90 MHz
文档预览
INTEGRATED CIRCUITS
74F161A, 74F163A
4-bit binary counter
Product specification
Supersedes data of 1996 Jan 29
IC15 Data Handbook
2000 Jun 30
Philips
Semiconductors
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
FEATURES
•
Synchronous counting and loading
•
Two count enable inputs for n-bit cascading
•
Positive edge-triggered clock
•
Asynchronous Master Reset (74F161A)
•
Synchronous Reset (74F163A)
•
High speed synchronous expansion
•
Typical count rate of 130MHz
•
Industrial range (–40°C to +85°C) available
DESCRIPTION
4-bit binary counters feature an internal carry look-ahead and can be
used for high-speed counting. Synchronous operation is provided by
having all flip-flops clocked simultaneously on the positive-going
edge of the clock. The clock input is buffered.
The outputs of the counters may be preset to High or Low level. A
Low level at the Parallel Enable (PE) input disables the counting
action and causes the data at the D0–D3 inputs to be loaded into
the counter on the positive-going edge of the clock (provided that
the setup and hold requirements for PE are met). Preset takes place
regardless of the levels at Count Enable (CEP, CET) inputs.
A Low level at the Master Reset (MR) input sets all the four outputs
of the flip-flops (Q0 – Q3) in 74F161A to Low levels, regardless of
the levels at CP, PE, CET and CEP inputs (thus providing an
asynchronous clear function). For the 74F163A, the clear function is
synchronous. A Low level at the Synchronous Reset (SR) input sets
all four outputs of the flip-flops (Q0 – Q3) to Low levels after the next
positive-going transition on the clock (CP) input (provided that the
setup and hold time requirements for SR are met). This action
occurs regardless of the levels at PE, CET, and CEP inputs. The
synchronous reset feature enables the designer to modify the
maximum count with only one external NAND gate (see Figure 1).
The carry look-ahead simplifies serial cascading of the counters.
Both Count Enable (CEP and CET) inputs must be High to count.
The CET input is fed forward to enable the TC output. The TC
output thus enabled will produce a High output pulse of a duration
approximately equal to the High level output of Q0. This pulse can
be used to enable the next cascaded stage (see Figure 2). The TC
output is subjected to decoding spikes due to internal race
conditions. Therefore, it is not recommended for use as clock or
asynchronous reset for flip-flops, registers, or counters.
TYPE
74F161A
74F163A
TYPICAL
f
MAX
130MHz
TYPICAL SUPPLY CURRENT
(TOTAL)
46mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
16-pin plastic DIP
16-pin plastic SO
COMMERCIAL RANGE
V
CC
= 5V
±10%,
T
amb
= 0°C to +70°C
N74F161AN, N74F163AN
N74F161AD, N74F163AD
INDUSTRIAL RANGE
V
CC
= 5V
±10%,
T
amb
= –40°C to +85°C
I74F161AN, I74F163AN
I74F161AD, I74F163AD
DRAWING
NUMBER
SOT38-4
SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
D0 – D3
CEP
CET
CP
PE
MR
SR
TC
Q0 – Q3
DESCRIPTION
Data inputs
Count Enable Parallel input
Count Enable Trickle input
Clock input (active rising edge)
Parallel Enable input (active Low)
Asynchronous Master Reset input
(active Low) for 74F161A
Synchronous Reset input
(active Low) for 74F163A
Terminal count output
Flip-flop outputs
74F (U.L.) HIGH/LOW
1.0/1.0
1.0/1.0
1.0/2.0
1.0/1.0
1.0/2.0
1.0/1.0
1.0/1.0
50/33
50/33
LOAD VALUE HIGH/LOW
20µA/0.6mA
20µA/0.6mA
20µA/1.2mA
20µA/0.6mA
20µA/1.2mA
20µA/0.6mA
20µA/0.6mA
1.0mA/20mA
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.
2000 Jun 30
2
853–0347 24024
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
74F161A PIN CONFIGURATION
MR
CP
D0
D1
D2
D3
CEP
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
TC
Q0
Q1
Q2
Q3
CET
PE
74F163A PIN CONFIGURATION
SR
CP
D0
D1
D2
D3
CEP
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
TC
Q0
Q1
Q2
Q3
CET
PE
SF00656
SF00657
74F161A LOGIC SYMBOL
3
4
5
6
74F163A LOGIC SYMBOL
3
4
5
6
9
7
10
2
1
PE
CEP
CET
CP
MR
D0
D1
D2
D3
9
7
TC
15
10
2
PE
CEP
CET
CP
SR
D0
D1
D2
D3
TC
15
Q0
Q1
Q2
Q3
1
Q0
Q1
Q2
Q3
V
CC
= Pin 16
GND = Pin 8
14
13
12
11
V
CC
= Pin 16
GND = Pin 8
14
13
12
11
SF00658
SF00659
74F161A LOGIC SYMBOL (IEEE/IEC)
1
9
7
10
2
R
M1
G3
G4
C2 /1,3,4+
CTR DIV 16
74F163A LOGIC SYMBOL (IEEE/IEC)
1
9
7
10
2
2R
M1
G3
G4
C2 /1,3,4+
CTR DIV 16
3
4
5
6
1,2 D
14
13
12
11
15
3
4
5
6
1,2 D
14
13
12
11
15
4 CT=15
4 CT=15
SF00660
SF00661
2000 Jun 30
3
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
STATE DIAGRAM
APPLICATIONS
+V
CC
0
1
2
3
4
D0 D1
D2 D3
PE
15
5
CEP
CET
14
6
CLOCK
CP
SR
74F163A
TC
Q0 Q1 Q2 Q3
13
7
12
11
10
9
8
SF00665
Figure 1. Maximum count modifying scheme
Terminal count = 6
SF00664
H H = Enable count
or
L L = Disable count
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
74F163A
TC
74F163A
TC
74F163A
TC
74F163A
TC
74F163A
TC
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
CP
SF00666
Figure 2. Synchronous multistage counting scheme
74F161A MODE SELECT – FUNCTION TABLE
INPUTS
MR
L
H
H
H
H
H
CP
X
↑
↑
↑
X
X
CEP
X
X
X
h
l
X
CET
X
X
X
h
X
l
PE
X
l
l
h
h
h
Dn
X
l
h
X
X
X
OUTPUTS
OPERATING MODE
Qn
L
L
H
count
q
n
q
n
TC
L
L
(1)
(1)
(1)
L
Reset (clear)
Parallel load
Count
Hold (do nothing)
2000 Jun 30
4
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
74F163A MODE SELECT – FUNCTION TABLE
INPUTS
SR
l
h
h
h
h
h
H
h
L
l
q
n
X
↑
(1)
(2)
=
=
=
=
=
=
=
=
=
CP
↑
↑
↑
↑
X
X
CEP
X
X
X
h
l
X
CET
X
X
X
h
X
l
PE
X
l
l
h
h
h
Dn
X
l
h
X
X
X
OUTPUTS
Qn
L
L
H
count
q
n
q
n
TC
L
L
(2)
(2)
(2)
L
OPERATING MODE
Reset (clear)
Parallel load
Count
Hold (do nothing)
High voltage level
High voltage level one setup prior to the Low-to-High clock transition
Low voltage level
Low voltage level one setup prior to the Low-to-High clock transition
Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition
Don’t care
Low-to-High clock transition
The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F161A)
The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F163A)
74F161A LOGIC DIAGRAM
CP
MR
2
1
PE
CET
CEP
D0
9
10
7
3
D R Q
CP
Q
14
Q0
D1
4
D R Q
CP
Q
13
Q1
D2
5
D R Q
CP
Q
12
Q2
D3
6
D R Q
CP
Q
11
Q3
15
V
CC
= Pin 16
GND = Pin 8
TC
SF00662
2000 Jun 30
5
查看更多>
参数对比
与N74F161AD相近的元器件有：I74F161AN、I74F161AD-T、I74F161AD、I74F163AN、N74F161AN、N74F161AD-T。描述及对比如下：
型号 N74F161AD I74F161AN I74F161AD-T I74F161AD I74F163AN N74F161AN N74F161AD-T
描述 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDIP16, PLASTIC, DIP-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDIP16, PLASTIC, DIP-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDIP16, PLASTIC, DIP-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16
厂商名称 Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics
包装说明 SOP, DIP, SOP, SOP, DIP, DIP, SOP,
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
计数方向 UP UP UP UP UP UP UP
系列 F/FAST F/FAST F/FAST F/FAST F/FAST F/FAST F/FAST
JESD-30 代码 R-PDSO-G16 R-PDIP-T16 R-PDSO-G16 R-PDSO-G16 R-PDIP-T16 R-PDIP-T16 R-PDSO-G16
长度 9.9 mm 19.025 mm 9.9 mm 9.9 mm 19.025 mm 19.025 mm 9.9 mm
负载/预设输入 YES YES YES YES YES YES YES
逻辑集成电路类型 BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
位数 4 4 4 4 4 4 4
功能数量 1 1 1 1 1 1 1
端子数量 16 16 16 16 16 16 16
最高工作温度 70 °C 85 °C 85 °C 85 °C 85 °C 70 °C 70 °C
最低工作温度 - -40 °C -40 °C -40 °C -40 °C - -
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SOP DIP SOP SOP DIP DIP SOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE IN-LINE SMALL OUTLINE
传播延迟（tpd） 11 ns 11 ns 11 ns 11 ns 11 ns 11 ns 11 ns
座面最大高度 1.75 mm 4.2 mm 1.75 mm 1.75 mm 4.2 mm 4.2 mm 1.75 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 YES NO YES YES NO NO YES
技术 TTL TTL TTL TTL TTL TTL TTL
温度等级 COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL
端子形式 GULL WING THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE THROUGH-HOLE GULL WING
端子节距 1.27 mm 2.54 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
宽度 3.9 mm 7.62 mm 3.9 mm 3.9 mm 7.62 mm 7.62 mm 3.9 mm
最小 fmax 90 MHz 75 MHz 75 MHz 75 MHz 75 MHz 90 MHz 90 MHz
求Vicor-怀格公司电源系列丛书
求Vicor-怀格公司电源系列丛书 听说这个系列挺好的， 求各位大神帮帮忙 求Vicor-怀格公司电...
sbsbpv 电源技术
keil4 调试程序时 如何设置断点？
keil4 调试程序时 如何设置断点？ keil4 调试程序时 如何设置断点？ 1.为什么要调试...
QWE4562009 单片机
梦之旅同学松鼠1.0学习笔记（六）之系统时钟
系统时钟的重要性不要我多说，呵呵，在操作系统中特别重要，夜深了，我也不多说了，要睡觉了，呵呵，以后...
梦之旅 stm32/stm8
想DIY个实用的TI M4板子，大家倾向于哪些资源？
想基于TI 最新的M4芯片，DIY个TI M4的板子， 大家看看如果基于M4芯片做，更希...
绿茶 微控制器 MCU
［原创］豆皮跑马灯之C++版，采用自己编写的全新的C++库。
项目说明：豆皮跑马灯之C++版 库文件：采用全新自家编写的C++库，弃用st提供的标准C库。 编...
mdlv stm32/stm8
动手学深度学习（五）：深度学习计算
# (一) 自定义层和块 在之前使用Pytorch的API的时候我们通常都是直接使用`net = n...
EliorFoy 嵌入式系统
热门器件
热门资源推荐
简易逻辑分析仪的设计制作流程 在二值化前,将像素与阈值的误差扩散到周围像素上,提高图像的二值化质量 机械制图-螺纹及螺纹紧固件表示法 Sharp Lh79520 Timer驱动源码. TMS320VC5502-200,pdf(Fixed-Point Digital Signal Processor) MSP430 HY final fpga的一些经验之谈 单片集成的数字信号处理器_为高保真音频应用-蒋力力 分贝dB与放大倍数的转换关系 Verilog数字VLSI设计教程
EEWORLD大学堂----直播回放: FollowMe 4 W5500-EVB-Pico 使用入门 关于多路复用器的简单提问，求助啊 “中国制造2025”重头戏 机器人将杀出一条血路？ 安捷伦N9340B频谱分析仪 谷歌和苹果截然不同 【转载】海底电缆：互联网背后的无名英雄 请教，这个五向按键帽叫什么听名字？ 关于传递函数 上电一股烟，白忙好几天。 [分享] 在 Raspberry Pi 64 位 OS 上安装 OpenCV 4.5
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消