NC7WZ07 TinyLogic£ UHS Dual Buffer (Open Drain Outputs)
March 1999
Revised February 2005
NC7WZ07
TinyLogic£ UHS Dual Buffer (Open Drain Outputs)
General Description
The NC7WZ07 is a dual buffer with open drain outputs
from Fairchild's Ultra High Speed Series of TinyLogic
£
in
the space saving SC70 6-lead package. The device is fab-
ricated with advanced CMOS technology to achieve ultra
high speed with high output drive while maintaining low
static power dissipation over a very broad V
CC
operating
range. The device is specified to operate over the 1.65V to
5.5V V
CC
range. The inputs and outputs are high imped-
ance when V
CC
is 0V. Inputs tolerate voltages up to 7V
independent of V
CC
operating voltage.
Features
s
Space saving SC70 6-lead package
s
Ultra small MicroPak
¥
Pb-Free leadless package
s
Ultra High Speed: t
PZL
2.3 ns Typ into 50 pF at 5V V
CC
s
High I
OL
Output Drive:
24 mA at 3V V
CC
s
Broad V
CC
Operating Range: 1.65V to 5.5V
s
Matches the performance of LCX when operated at
3.3V V
CC
s
Power down high impedance inputs/outputs
s
Overvoltage tolerant inputs facilitate 5V to 3V translation
s
Patented noise/EMI reduction circuitry implemented
Ordering Code:
Order
Number
NC7WZ07P6X
NC7WZ07P6X_NL
(Note 1)
NC7WZ07L6X
Package
Number
MAA06A
MAA06A
MAC06A
Product Code
Top Mark
Z07
Z07
D3
Package Description
6-Lead SC70, EIAJ SC88, 1.25mm Wide
Supplied As
3k Units on Tape and Reel
Pb-Free 6-Lead SC70, EIAJ SC88, 1.25mm 3k Units on Tape and Reel
Wide
Pb-Free 6-Lead MicroPak, 1.0mm Wide
5k Units on Tape and Reel
Pb-Free package per JEDEC J-STD-020B.
Note 1:
“_NL” indicates Pb-Free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.
TinyLogic
£
is a registered trademark of Fairchild Semiconductor Corporation.
MicroPak
¥
is a trademark of Fairchild Semiconductor Corporation.
© 2005 Fairchild Semiconductor Corporation
DS500218
www.fairchildsemi.com
NC7WZ07
Logic Symbol
IEEE/IEC
Connection Diagrams
Pin Assignments for SC70
(Top View)
Pin Descriptions
Pin Names
A
1
, A
2
Y
1
, Y
2
Description
Data Inputs
Output
Pin One Orientation Diagram
Function Table
Y
Input
A
L
H
H HIGH Logic Level
L LOW Logic Level
AAA represents Product Code Top Mark - see ordering code
A
Output
Y
L
Z
Note:
Orientation of Top Mark determines Pin One location. Read the top
product code mark left to right, Pin One is the lower left pin (see diagram).
Pad Assignments for MicroPak
(Top Thru View)
www.fairchildsemi.com
2
NC7WZ07
Absolute Maximum Ratings
(Note 2)
Supply Voltage (V
CC
)
DC Input Voltage (V
IN
)
DC Output Voltage (V
OUT
)
DC Input Diode Current (I
IK
)
@ V
IN
0.5V
DC Output Diode Current (I
OK
)
@ V
OUT
0.5V
DC Output Current (I
OUT
)
DC V
CC
/GND Current (I
CC
/I
GND
)
Storage Temperature (T
STG
)
Junction Temperature under Bias (T
J
)
Junction Lead Temperature (T
L
)
(Soldering, 10 seconds)
Power Dissipation (P
D
) @
85
q
C
260
q
C
180 mW
0.5V to
7V
0.5V to
7V
0.5V to
7V
50 mA
50 mA
50 mA
r
100 mA
65
q
C to
150
q
C
150
q
C
Recommended Operating
Conditions
(Note 3)
Supply Voltage Operating (V
CC
)
Supply Voltage Data Retention (V
CC
)
Input Voltage (V
IN
)
Output Voltage (V
OUT
)
Operating Temperature (T
A
)
Input Rise and Fall Time (t
r
, t
f
)
V
CC
V
CC
V
CC
1.8V, 2.5V
r
0.2V
3.3V
r
0.3V
5.0V
r
0.5V
0 ns/V to 20 ns/V
0 ns/V to 10 ns/V
0 ns/V to 5 ns/V
350
q
C/W
1.65V to 5.5V
1.5V to 5.5V
0V to 5.5V
0V to 5.5V
40
q
C to
85
q
C
Thermal Resistance (
T
JA
)
Note 2:
Absolute maximum ratings are DC values beyond which the device
may be damaged or have its useful life impaired. The datasheet specifica-
tions should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside datasheet specifi-
cations.
Note 3:
Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol
V
IH
V
IL
I
LKG
V
OL
Parameter
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output
Leakage Current
LOW Level Output Voltage
V
CC
(V)
2.3 to 5.5
1.65 to 1.95
2.3 to 5.5
1.65 to 5.5
1.65
1.8
2.3
3.0
4.5
1.65
2.3
3.0
3.0
4.5
I
IN
I
OFF
I
CC
Input Leakage Current
Power Off Leakage Current
Quiescent Supply Current
0 to 5.5
0.0
1.65 to 5.5
0.0
0.0
0.0
0.0
0.0
0.08
0.10
0.16
0.24
0.25
Min
0.7 V
CC
0.25 V
CC
0.3 V
CC
1.65 to 1.95 0.75 V
CC
T
A
25
q
C
Typ
Max
T
A
40
q
C to
85
q
C
Min
Max
Units
V
Conditions
0.75 V
CC
0.7 V
CC
0.25 V
CC
0.3 V
CC
V
r
5
0.1
0.1
0.1
0.1
0.1
0.24
0.3
0.4
0.55
0.55
r
10
0.0
0.1
0.1
0.1
0.1
0.24
0.3
0.4
0.55
0.55
P
A
V
IN
V
OUT
V
IH
V
CC
or GND
V
V
IN
V
IL
I
OL
100
P
A
I
OL
I
OL
V
I
OL
I
OL
I
OL
4 mA
8 mA
16 mA
24 mA
32 mA
5.5V
r
0.1
1
1.0
r
1.0
10
10
P
A
P
A
P
A
0
d
V
IN
d
5.5V
V
IN
or V
OUT
V
IN
5.5V, GND
3
www.fairchildsemi.com
NC7WZ07
AC Electrical Characteristics
Symbol
t
PZL
Parameter
Propagation Delay
V
CC
(V)
1.65
1.8
2.5
r
0.2
3.3
r
0.3
5.0
r
0.5
t
PLZ
Propagation Delay
1.65
1.8
2.5
r
0.2
3.3
r
0.3
5.0
r
0.5
C
IN
C
OUT
C
PD
Input Capacitance
Output Capacitance
Power Dissipation
Capacitance
0
0
3.3
5.0
Min
1.8
1.8
1.2
0.8
0.5
1.8
1.8
1.2
0.8
0.5
T
A
25
q
C
Typ
6.6
5.5
3.7
2.9
2.3
5.5
4.3
2.8
2.1
1.4
2.5
4.0
3
4
Max
11.5
9.5
5.8
4.4
3.5
11.5
9.5
5.8
4.4
3.5
T
A
40
q
C to
85
q
C
Max
12.6
10.5
6.4
4.8
3.9
12.6
10.5
6.4
4.8
3.9
1.8
1.8
1.2
0.8
0.5
1.8
1.8
1.2
0.8
0.5
Min
Units
Conditions
Figure
Number
C
L
ns
RU
RD
V
I
C
L
ns
RU
RD
V
I
pF
pF
pF
50 pF
500
:
500
:
2 x V
CC
50 pF
500
:
500
:
2 x V
CC
Figures
1, 3
Figures
1, 3
(Note 4)
Figure 2
Note 4:
C
PD
is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I
CCD
) at no output
loading and operating at 50% duty cycle. (See Figure 2.) C
PD
is related to I
CCD
dynamic operating current by the expression:
I
CCD
(C
PD
)(V
CC
)(f
IN
)
(I
CC
static).
AC Loading and Waveforms
C
L
includes load and stray capacitance
Input PRR 1.0 MHz; t
W
500 ns
FIGURE 1. AC Test Circuit
Input
PRR
AC Waveform; t
r
t
f
1.8 ns;
10 MHz; Duty Cycle 50%
FIGURE 2. I
CCD
Test Circuit
FIGURE 3. AC Waveforms
www.fairchildsemi.com
4
NC7WZ07
Tape and Reel Specification
TAPE FORMAT for SC70
Package
Designator
P6X
Tape
Section
Leader (Start End)
Carrier
Trailer (Hub End)
TAPE DIMENSIONS
inches (millimeters)
Number
Cavities
125 (typ)
3000
75 (typ)
Cavity
Status
Empty
Filled
Empty
Cover Tape
Status
Sealed
Sealed
Sealed
Package
SC70-6
Tape Size
8 mm
DIM A
0.093
(2.35)
DIM B
0.096
(2.45)
DIM F
(3.5
r
0.10)
DIM K
o
(1.35
r
0.10)
DIM P1
0.157
(4)
DIM W
0.315
r
0.004
(8
r
0.1)
0.138
r
0.004 0.053
r
0.004
5
www.fairchildsemi.com
