PN7462 family
Rev. 4.2 — 10 September 2018
406342
NFC Cortex-M0 microcontroller
Product data sheet
COMPANY PUBLIC
1
General description
The PN7462 family is a family of 32-bit ARM Cortex-M0-based NFC microcontrollers
offering high performance and low power consumption. It has a simple instruction set and
memory addressing along with a reduced code size compared to existing architectures.
PN7462 family offers an all in one solution, with features such as NFC, supporting all
NFC Forum modes, microcontroller, optional contact smart card reader, and software in a
single chip. It operates at CPU frequencies of up to 20 MHz.
Table 1. Comparison of the PN7462 family members
PN7462AUHN PN7462AUEV PN7412AUHN PN7362AUHN PN7362AUEV PN7360AUHN PN7360AUEV
Contact
smart card
reader
Class A, B, C No
Class A, B, C No
No
No
No
ISO/IEC 7816
Yes
UART
Contactless
interface
Available
Flash
memory
SRAM data
memory
Yes
160 kB
Yes
Yes
160 kB
Yes
No
160 kB
No
Yes
160 kB
No
Yes
160 kB
No
Yes
80 kB
No
Yes
80 kB
12 kB
12 kB
14 up-to 21
VFBGA64
12 kB
12 up-to 21
HVQFN64
12 kB
14 up-to 21
HVQFN64
12 kB
14 up-to 21
VFBGA64
12 kB
14 up-to 21
HVQFN64
12 kB
14 up-to 21
VFBGA64
General
12 up-to 21
purposes I/O
Package
type
HVQFN64
Having the differences listed in the table above, all products within the PN7462 family
are equipped with 12 kB of SRAM data memory and 4 kB EEPROM. All products within
2
the family also include one host interface with either high-speed mode I C-bus, SPI, USB
2
or high-speed UART, and two master interfaces, SPI and Fast-mode Plus I C-bus. Four
general-purpose counter/timers, a random number generator, one CRC coprocessor and
up to 21 general-purpose I/O pins.
The PN7462 family NFC microcontroller offers a one chip solution to build contactless, or
contact and contactless applications. It is equipped with a highly integrated high-power
output NFC-IC for contactless communication at 13.56 MHz enabling EMV-compliance
on RF level, without additional external active components.
By integrating a contact ISO/IEC 7816 interface on a single chip, the PN7462AUHN
provides a solution for dual interface smart card readers. Whereas the PN7412AUHN
offers a solution for a contact reader only. The PN7462AUHN and PN7412AUHN contact
interfaces offer a high level of security for the card by performing current limiting, short-
NXP Semiconductors
NFC Cortex-M0 microcontroller
circuit detection, ESD protection as well as supply supervision. On PN7462AUHN,
PN7412AUHN and PN7462AUEV, an additional UART output is also implemented to
address applications where more than one contact card slot is needed. It enables an
easy connection to multiple smart card slot interfaces like TDA8026.
PN7462AUHN and PN7412AUHN provide thermal and short-circuit protection on all card
contacts. It also provides automatic activation and deactivation sequences initiated by
software or hardware.
PN7462 family
PN7462_FAM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 4.2 — 10 September 2018
406342
2 / 108
NXP Semiconductors
NFC Cortex-M0 microcontroller
PN7462 family
2
Features and benefits
2.1 Integrated contact interface frontend
This chapter applies to the products with contact interface only.
•
Class A, B, and C cards can work on 1.8 V, 3 V, and 5 V supply
•
Specific ISO UART, variable baud rate through frequency or division ratio
programming, error management at character level for T = 0, and extra guard time
register
•
DC-to-DC converter for class A support starting at 3 V, and class B support starting at
2.7 V
•
Thermal and short-circuit protection on contact cards
•
Automatic activation and deactivation sequence, initiated by software or by hardware in
case of short-circuit, card removal, overheating, and V
DD
or V
DD
drop-out
•
Enhanced ESD protection (> 12 kV)
•
ISO/IEC 7816 compliant
•
Compliance with EMV contact protocol specification
•
Clock generation up to 13.56 MHz
•
Synchronous card support
•
Possibility to extend the number of contact interfaces, with the addition of slot
extenders such as TDA8026
2.2 Integrated ISO/IEC 7816-3&4 UART interface
This chapter applies to the products with Integrated ISO/IEC 7816 UART interface
only.
The PN7462 family offers the possibility to extend the number of contact interfaces
available. It uses an I/O auxiliary interface to connect a slot extension (TDA8035 - 1 slot,
TDA8020 - 2 slots, and TDA8026 - 5 slots).
•
•
•
•
Class A (5 V), class B (3 V), and class C (1.8 V) smart card supply
Protection of smart card
Three protected half-duplex bidirectional buffered I/O lines (C4, C7, and C8)
Compliant with ISO/IEC 7816 and EMVCo standards
2.3 Integrated contactless interface frontend
This chapter applies to the products with integrated contactless interface only.
•
•
•
•
•
•
•
•
•
PN7462_FAM
High RF output power frontend IC for transfer speed up to 848 kbit/s
NFC IP1 and NFC IP2 support
Full NFC Forum tag support (type 1, type 2, type 3, type 4A, type 4B and type 5)
P2P active and passive, target, and initiator
Card emulation ISO14443 type A
ISO/IEC 14443 type A and type B
MIFARE products using Crypto 1
ISO/IEC 15693, and ISO/IEC 18000-3 mode 3
Low-power card detection
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 4.2 — 10 September 2018
406342
3 / 108
NXP Semiconductors
NFC Cortex-M0 microcontroller
•
•
•
•
Dynamic Power Control (DPC)
Adaptive Wave Control (AWC)
Adaptive Range Control (ARC)
Compliance with EMV contactless protocol specification
PN7462 family
2.4 Cortex-M0 microcontroller
•
Processor core
–
ARM Cortex: 32-bit M0 processor
–
Built-in Nested Vectored Interrupt Controller (NVIC)
–
Non-maskable interrupt
–
24-bit system tick timer
–
Running frequency of up to 20 MHz
–
Clock management to enable low power consumption
•
Memory
–
Flash: 160 kB / 80 kB
–
SRAM: 12 kB
–
EEPROM: 4 kB
–
40 kB boot ROM included, including USB mass storage primary boot loader for code
download
•
Debug option
–
Serial Wire Debug (SWD) interface
•
Peripherals
–
Host interface:
–
USB 2.0 full speed with USB 3.0 hub connection capability
–
HSUART for serial communication, supporting standards speeds from 9600 bauds to
115200 bauds, and faster speed up to 1.288 Mbit/s
–
SPI with half-duplex and full duplex capability with speeds up to 7 Mbit/s
2
–
I C supporting standard mode, fast mode, and high-speed mode with multiple
address supports
–
Master interface:
–
SPI with half-duplex capability from 1 Mbit/s to 6.78 Mbit/s
2
–
I C supporting standard mode, fast mode, fast mode plus, and clock stretching
•
Up to 21 General-Purpose I/O (GPIO) with configurable pull-up/pull-down resistors
•
GPIO1 to GPIO12 can be used as edge and level sensitive interrupt sources
•
Power
–
Two reduced power modes: standby mode and hard power-down mode
–
Supports suspend mode for USB host interface
–
Processor wake-up from hard power-down mode, standby mode, suspend mode via
host interface, GPIOs, RF field detection
–
Integrated PMU to adjust internal regulators automatically, to minimize the power
consumption during all possible power modes
–
Power-on reset
–
RF supply: external, or using an integrated LDO (TX LDO, configurable with 3 V, 3.3
V, 3.6 V, 4.5 V, and 4.75 V)
–
Pad voltage supply: external 3.3 V or 1.8 V, or using an integrated LDO (3.3 V
supply)
•
Timers
PN7462_FAM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 4.2 — 10 September 2018
406342
4 / 108
NXP Semiconductors
NFC Cortex-M0 microcontroller
–
Four general-purpose timers
–
Programmable Watchdog Timer (WDT)
CRC coprocessor
Random number generator
Clocks
–
Crystal oscillator at 27.12 MHz
–
Dedicated PLL at 48 MHz for the USB
–
Integrated HFO 20 MHz and LFO 365 kHz
General
–
HVQFN64 package
–
VFBGA64 package
–
Temperature range: -40 °C to +85 °C
PN7462 family
•
•
•
•
PN7462_FAM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 4.2 — 10 September 2018
406342
5 / 108
ADI参考电路
