首页 > 器件类别 > 无线/射频/通信 > 电信电路

TCM129C19N

MU-LAW, PCM CODEC, PDIP16

器件类别:无线/射频/通信    电信电路   

厂商名称:Rochester Electronics

厂商官网:https://www.rocelec.com/

下载文档
器件参数
参数名称
属性值
是否无铅
含铅
是否Rohs认证
不符合
Reach Compliance Code
unknown
其他特性
FULL DUPLEX
压伸定律
MU-LAW
滤波器
YES
JESD-30 代码
R-PDIP-T16
JESD-609代码
e0
长度
19.305 mm
湿度敏感等级
NOT SPECIFIED
负电源额定电压
-5 V
功能数量
1
端子数量
16
工作模式
SYNCHRONOUS/ASYNCHRONOUS
最高工作温度
85 °C
最低工作温度
-40 °C
封装主体材料
PLASTIC/EPOXY
封装代码
DIP
封装形状
RECTANGULAR
封装形式
IN-LINE
峰值回流温度(摄氏度)
NOT SPECIFIED
认证状态
COMMERCIAL
座面最大高度
5.08 mm
标称供电电压
5 V
表面贴装
NO
技术
CMOS
电信集成电路类型
PCM CODEC
温度等级
INDUSTRIAL
端子面层
TIN LEAD
端子形式
THROUGH-HOLE
端子节距
2.54 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
7.62 mm
Base Number Matches
1
文档预览
D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
TCM29C18, TCM29C19, TCM129C18, TCM129C19
ANALOG INTERFACE FOR DSP
SCTS021D –AUGUST 1987 –REVISED OCTOBER 1996
D
D
D
D
D
D
D
Reliable Silicon-Gate CMOS Technology
Low Power Consumption
– Operating Mode . . . 80 mW
– Power-Down Mode . . . 5 mW
µ-Law
Coding
Excellent Power-Supply Rejection Ratio
Over Frequency Range of 0 Hz to 50 kHz
No External Components Needed for
Sample, Hold, and Autozero Functions
Precision Internal Voltage Reference
Single Chip Contains A/D, D/A, and
Associated Filters
DW OR N PACKAGE
(TOP VIEW)
VBB
PWRO +
PWRO –
PDN
DCLKR
PCM IN
FSR/TSRE
DGTL GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
GSX
ANLG IN
ANLG GND
TSX/DCLKX
PCM OUT
FSX/TSXE
CLK
FEATURES TABLE
Number of Pins:
16
Coding Law:
µ-Law
Variable Mode:
64 kHz to 2.048 MHz
Fixed Mode:
2.048 MHz (TCM29C18, TCM129C18),
1.536 MHz (TCM29C19, TCM129C19)
8-Bit Resolution
12-Bit Dynamic Range
description
The TCM29C18, TCM29C19, TCM129C18, and
TCM129C19 are low-cost single-chip PCM
codecs (pulse-code-modulated encoders and
decoders) and PCM line filters. These devices
incorporate both the A/D and D/A functions, an
antialiasing filter (A/D), and a smoothing filter
(D/A). They are ideal for use with the TMS320
DSP family members, particularly those featuring
a serial port such as the TMS32020, TMS32011,
and TMS320C25.
Primary applications include:
Digital encryption systems
Digital voice-band data storage systems
Digital signal processing
These devices are designed to perform encoding of analog input signals (A/D conversion) and decoding of
digital PCM signals (D/A conversion). They are useful for implementation in the analog interface of a digital
signal processing system. Both devices also provide band-pass filtering of the analog signals prior to encoding,
and smoothing after decoding.
The TCM29C18 and TCM29C19 are characterized for operation over the temperature range of 0°C to 70°C.
The TCM129C18 and TCM129C19 are characterized for operation over the temperature range of
– 40°C to 85°C.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
©
1996, Texas Instruments Incorporated
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
1
TCM29C18, TCM29C19, TCM129C18, TCM129C19
ANALOG INTERFACE FOR DSP
SCTS021D –AUGUST 1987 –REVISED OCTOBER 1996
functional block diagram
Transmit Section
Autozero
11
ANLG IN
14
11
Filter
Sample
and Hold
and DAC
Comparator
Successive
Approximation
Output
Register
12
PCM OUT
TSX/
DCLKX
15
GSX
Reference
Analog-
to-Digital
Control
Logic
Control Section
Filter
Gain
Set
Σ
Buffer
Sample
and Hold
and DAC
Digital-
to-Analog
Control
Logic
6
Input
Register
5
PCM IN
DCLKR
Control
Logic
4
PDN
10
FSX/TSXE
9
CLK
Receive Section
PWRO+ 2
3
PWRO–
+
Reference
16
VCC
1
VBB
8
DGTL
GND
13
ANLG
GND
7
FSR/TSRE
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
TCM29C18, TCM29C19, TCM129C18, TCM129C19
ANALOG INTERFACE FOR DSP
SCTS021D –AUGUST 1987 –REVISED OCTOBER 1996
Terminal Functions
TERMINAL
NAME
ANLG IN
ANLG GND
CLK
DCLKR
NO.
14
13
9
5
I
I
I/O
I
DESCRIPTION
Inverting analog input to uncommitted transmit operational amplifier.
Analog ground return for all voice circuits. ANLG GND is internally connected to DGTL GND.
Master clock and data clock input for the fixed-data-rate mode. Master (filter) clock only for variable-data-rate
mode. CLK is used for both the transmit and receive sections.
Fixed-data-rate mode — variable-data-rate mode select. When DCLKR is connected to VBB, the device operates
in the fixed-data-rate mode. When DCLKR is not connected to VBB, the device operates in the variable-data-rate
mode and DCLKR becomes the receive data clock, which operates at frequencies from 64 kHz to 2.048 MHz.
Digital ground for all internal logic circuits. DGTL GND is internally connected to ANLG GND.
I
Frame-synchronization clock input /time-slot enable for the receive channel. In the variable-data-rate mode, this
signal must remain high for the duration of the time slot. The receive channel enters the standby state when FSR
is TTL low for 30 ms.
Frame-synchronization clock input /time-slot enable for transmit channel. FSX/TSXE operates independently of,
but in an analogous manner to FSR/TSRE. The transmit channel enters the standby state when FSX is low for 300
ms.
Output terminal of internal uncommitted operational amplifier. Internally, this is the voice signal input to the transmit
filter.
Receive PCM input. PCM data is clocked in on eight consecutive negative transitions of the receive data clock,
which is CLKR in fixed-data-rate timing and DCLKR in variable-data-rate timing.
Transmit PCM output. PCM data is clocked out of pcm out on eight consecutive positive transition of the transmit
data clock, which is CLKX in fixed-data-rate timing and DCLKX in variable-data-rate timing.
Power-down select. On the TCM29C18 and the TCM129C18, the device is inactive with a TTL low-level input and
active with a TTL high-level input to the terminal. On the TCM29C19 and the TCM129C19, this terminal must be
connected to a TTL high level.
Noninverting output of power amplifier. PWRO+ can drive transformer hybrids or high-impedance loads directly
in either a differential or single-ended configuration.
Inverting output of power amplifier. PWRO– is functionally identical to PWRO +.
Transmit channel time-slot strobe (output) or data clock (input). In the fixed-data-rate mode, this is an open-drain
output to be used as an enable signal for a 3-state buffer. In the variable-data-rate mode, DCLKX becomes the
transmit data clock, which operates at TTL levels from 64 kHz to 2.048 MHz.
Negative supply voltage. Input is – 5 V
±
5%.
Positive supply voltage. Input is 5 V
±
5%.
DGTL GND
FSR/TSRE
8
7
FSX/TSXE
10
I
GSX
PCM IN
PCM OUT
PDN
15
6
11
4
O
I
O
I
PWRO +
PWRO –
TSX/DCLKX
2
3
12
O
O
I/O
VBB
VCC
1
16
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
3
TCM29C18, TCM29C19, TCM129C18, TCM129C19
ANALOG INTERFACE FOR DSP
SCTS021D –AUGUST 1987 –REVISED OCTOBER 1996
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CC
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 15 V
Output voltage range, V
O
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 15 V
Input voltage range, V
I
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 15 V
Digital ground voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to 15 V
Operating free-air temperature range, T
A
: TCM29C18, TCM29C19 . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
TCM129C18, TCM129C19 . . . . . . . . . . . . . . . . . . – 40°C to 85°C
Storage temperature range, T
stg
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Voltage values for maximum ratings are with respect to VBB.
recommended operating conditions (see Note 2)
MIN
VCC
VBB
VIH
VIL
VI(PP)
RL
CL
TA
Supply voltage (see Note 3)
Supply voltage
DGTL GND voltage with respect to ANLG GND
High-level input voltage, all inputs except ANLG IN
Low-level input voltage, all inputs except ANLG IN
Peak-to-peak analog input voltage (see Note 4)
Load resistance
Load capacitance
Operating free air temperature
free-air
GSX
PWRO + and/or PWRO –
GSX
PWRO + and/or PWRO –
TCM29C18 or TCM29C19
TCM129C18 or TCM129C19
0
– 40
10
300
50
100
70
85
2.2
0.8
4.2
4.75
– 4.75
NOM
5
–5
0
MAX
5.25
– 5.25
UNIT
V
V
V
V
V
V
kΩ
pF
°C
NOTES: 2. To avoid possible damage to these CMOS devices and resulting reliability problems, the power-up procedure described in the device
power-up sequence paragraphs later in this document should be followed.
3. Voltages at analog inputs and outputs and VCC and VBB terminals are with respect to ANLG GND. All other voltages are referenced
to DGTL GND unless otherwise noted.
4. Analog inputs signals that exceed 4.2 V peak to peak may contribute to clipping and preclude correct A/D conversion. The digital
code representing values higher than 4.2 V is 10 000 000. For values more negative than 4.2 V, the code is 0000000.
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
supply current, f
DCLK
= 2.048 MHz, outputs not loaded
PARAMETER
Operating
ICC
Supply current from VCC
y
Standby
Power down
Operating
IBB
Supply current from VBB
Standby
Power down
FSX or FSR at VIL after 300 ms
PDN at VIL after 10
µs
FSX or FSR at VIL after 300 ms
PDN at VIL after 10
µs
TEST CONDITIONS
TCM29Cxx
MIN
MAX
10
1.2
1
– 10
– 1.2
–1
TCM129Cxx
MIN
MAX
14
1.5
1.2
– 14
– 1.5
– 1.2
mA
mA
UNIT
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
查看更多>
参数对比
与TCM129C19N相近的元器件有:TCM29C18N、TCM29C18DW、TCM29C19N。描述及对比如下:
型号 TCM129C19N TCM29C18N TCM29C18DW TCM29C19N
描述 MU-LAW, PCM CODEC, PDIP16 MU-LAW, PCM CODEC, PDIP16 MU-LAW, PCM CODEC, PDSO16 MU-LAW, PCM CODEC, PDIP16
是否无铅 含铅 含铅 含铅 含铅
是否Rohs认证 不符合 不符合 不符合 不符合
Reach Compliance Code unknown unknown unknown unknown
其他特性 FULL DUPLEX FULL DUPLEX FULL DUPLEX FULL DUPLEX
压伸定律 MU-LAW MU-LAW MU-LAW MU-LAW
滤波器 YES YES YES YES
JESD-30 代码 R-PDIP-T16 R-PDIP-T16 R-PDSO-G16 R-PDIP-T16
JESD-609代码 e0 e0 e0 e0
长度 19.305 mm 19.305 mm 10.3 mm 19.305 mm
湿度敏感等级 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
负电源额定电压 -5 V -5 V -5 V -5 V
功能数量 1 1 1 1
端子数量 16 16 16 16
工作模式 SYNCHRONOUS/ASYNCHRONOUS SYNCHRONOUS/ASYNCHRONOUS SYNCHRONOUS/ASYNCHRONOUS SYNCHRONOUS/ASYNCHRONOUS
最高工作温度 85 °C 70 °C 70 °C 70 °C
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 DIP DIP SOP DIP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 IN-LINE IN-LINE SMALL OUTLINE IN-LINE
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
认证状态 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
座面最大高度 5.08 mm 5.08 mm 2.65 mm 5.08 mm
标称供电电压 5 V 5 V 5 V 5 V
表面贴装 NO NO YES NO
技术 CMOS CMOS CMOS CMOS
电信集成电路类型 PCM CODEC PCM CODEC PCM CODEC PCM CODEC
温度等级 INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 TIN LEAD TIN LEAD TIN LEAD TIN LEAD
端子形式 THROUGH-HOLE THROUGH-HOLE GULL WING THROUGH-HOLE
端子节距 2.54 mm 2.54 mm 1.27 mm 2.54 mm
端子位置 DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
宽度 7.62 mm 7.62 mm 7.5 mm 7.62 mm
Base Number Matches 1 1 1 1
mcu上以太网的应用
mcu上以太网的应用 mcu上以太网的应用 嗯,这是个不错的东西啊,应该放到单片机里 ...
gaoyanmei 测试/测量
可见光的相关光学知识和术语
本帖最后由 jameswangsynnex 于 2015-3-3 20:00 编辑 可见光的相...
onele 移动便携
移动幻想电源换开发板
刚收到TI的礼器:移动幻想电源,是参加论坛活动的得到的。个人没有太大用处,想换一个MSP430F5...
billjing 淘e淘
基于MSP430设计温度传感器
小弟跪求MSP430单片机控制AD7656 A/D转换器转换,并用液晶显示器现实的程序。要求:用C语...
为科学执着 嵌入式系统
ARM开发流程、最小系统、启动文件详解
ARM开发流程、最小系统、启动文件详解 -----------------------------...
dadae ARM技术
test
1啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊啊...
nmg TI技术论坛
热门器件
热门资源推荐
器件捷径:
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ
需要登录后才可以下载。
登录取消