29LV160C-90,29LV160C-90 pdf中文资料,29LV160C-90引脚图,29LV160C-90电路-Datasheet-电子工程世界

文档预览

MX29LV160C T/B

16M-BIT [2Mx8/1Mx16] CMOS SINGLE VOLTAGE

3V ONLY FLASH MEMORY

FEATURES

• Extended single - supply voltage range 2.7V to 3.6V

• 2,097,152 x 8/1,048,576 x 16 switchable

• Single power supply operation

- 3.0V only operation for read, erase and program

operation

•

Fully compatible with MX29LV160B device

• Fast access time: 55R/70/90ns

• Low power consumption

- 30mA maximum active current

- 0.2uA typical standby current

• Command register architecture

- Byte/word Programming (9us/11us typical)

- Sector Erase (Sector structure 16K-Bytex1,

8K-Bytex2, 32K-Bytex1, and 64K-Byte x31)

• Auto Erase (chip & sector) and Auto Program

- Automatically erase any combination of sectors with

Erase Suspend capability.

- Automatically program and verify data at specified

address

• Erase Suspend/Erase Resume

- Suspends sector erase operation to read data from,

or program data to, any sector that is not being erased,

then resumes the erase.

• Status Reply

- Data# Polling & Toggle bit for detection of program

and erase operation completion.

• Ready/Busy# pin (RY/BY#)

- Provides a hardware method of detecting program or

erase operation completion.

• Sector protection

- Hardware method to disable any combination of

sectors from program or erase operations

- Temporary sector unprotect allows code changes in

previously locked sectors.

• CFI (Common Flash Interface) compliant

- Flash device parameters stored on the device and

provide the host system to access

• 100,000 minimum erase/program cycles

• Latch-up protected to 100mA from -1V to VCC+1V

• Boot Sector Architecture

- T = Top Boot Sector

- B = Bottom Boot Sector

• Low VCC write inhibit is equal to or less than 1.4V

• Package type:

- 44-pin SOP

- 48-pin TSOP

- 48-ball CSP

All Pb-free devices are RoHS Compliant

• Compatibility with JEDEC standard

- Pinout and software compatible with single-power

supply Flash

• 10 years data retention

GENERAL DESCRIPTION

The MX29LV160C T/B is a 16-mega bit Flash memory

organized as 2M bytes of 8 bits or 1M words of 16 bits.

MXIC's Flash memories offer the most cost-effective

and reliable read/write non-volatile random access

memory. The MX29LV160C T/B is packaged in 44-pin

SOP, 48-pin TSOP and 48-ball CSP. It is designed to be

reprogrammed and erased in system or in standard

EPROM programmers.

The standard MX29LV160C T/B offers access time as

fast as 55ns, allowing operation of high-speed micropro-

cessors without wait states. To eliminate bus conten-

tion, the MX29LV160C T/B has separate chip enable

(CE#) and output enable (OE#) controls.

MXIC's Flash memories augment EPROM functionality

with in-circuit electrical erasure and programming. The

MX29LV160C T/B uses a command register to manage

this functionality. The command register allows for 100%

P/N:PM1186

TTL level control inputs and fixed power supply levels

during erase and programming, while maintaining maxi-

mum EPROM compatibility.

MXIC Flash technology reliably stores memory contents

even after 100,000 erase and program cycles. The MXIC

cell is designed to optimize the erase and programming

mechanisms. In addition, the combination of advanced

tunnel oxide processing and low internal electric fields

for erase and program operations produces reliable cy-

cling. The MX29LV160C T/B uses a 2.7V~3.6V VCC

supply to perform the High Reliability Erase and auto

Program/Erase algorithms.

The highest degree of latch-up protection is achieved

with MXIC's proprietary non-epi process. Latch-up pro-

tection is proved for stresses up to 100 milliamps on

address and data pin from -1V to VCC + 1V.

REV. 1.2, JAN. 19, 2006

MX29LV160C T/B

PIN CONFIGURATIONS

44 SOP(500 mil)

RESET#

A18

A17

CE#

GND

OE#

Q10

Q11

WE#

A19

A10

A11

A12

A13

A14

A15

A16

BYTE#

GND

Q15/A-1

Q14

Q13

Q12

VCC

PIN DESCRIPTION

SYMBOL PIN NAME

A0~A19

Q0~Q14

Q15/A-1

CE#

WE#

BYTE#

OE#

RY/BY#

VCC

GND

Address Input

Data Input/Output

Q15(Word mode)/LSB addr(Byte mode)

Chip Enable Input

Write Enable Input

Word/Byte Selection input

Output Enable Input

Ready/Busy Output

Power Supply Pin (2.7V~3.6V)

Ground Pin

MX29LV160C T/B

RESET# Hardware Reset Pin/Sector Protect Unlock

48 TSOP (Standard Type) (12mm x 20mm)

A15

A14

A13

A12

A11

A10

A19

WE#

RESET#

RY/BY#

A18

A17

A16

BYTE#

GND

Q15/A-1

Q14

Q13

Q12

VCC

Q11

Q10

OE#

GND

CE#

MX29LV160C T/B

48-Ball CSP 6mm x 8mm (Ball Pitch=0.8mm) Top View, Balls Facing Down

A13

WE#

A12

A14

A10

A15

A11

A19

A16

BYTE#

Q14

Q12

Q10

CE#

Q15/A-1 GND

Q13

VCC

Q11

OE#

GND

REV. 1.2, JAN. 19, 2006

RESET# NC

A18

RY/BY# NC

A17

P/N:PM1186

MX29LV160C T/B

BLOCK STRUCTURE

Table 1: MX29LV160CT SECTOR ARCHITECTURE

Sector

SA0

SA1

SA2

SA3

SA4

SA5

SA6

SA7

SA8

SA9

SA10

SA11

SA12

SA13

SA14

SA15

SA16

SA17

SA18

SA19

SA20

SA21

SA22

SA23

SA24

SA25

SA26

SA27

SA28

SA29

SA30

SA31

SA32

SA33

SA34

Sector Size

Address range

Sector Address

Byte Mode Word Mode Byte Mode(x8)

64Kbytes 32Kwords 000000-00FFFF

64Kbytes 32Kwords 010000-01FFFF

64Kbytes

32Kbytes

8Kbytes

16Kbytes

32Kwords 020000-02FFFF

32Kwords 030000-03FFFF

32Kwords 040000-04FFFF

32Kwords

16Kwords

4Kwords

8Kwords

050000-05FFFF

060000-06FFFF

070000-07FFFF

080000-08FFFF

090000-09FFFF

0A0000-0AFFFF

0B0000-0BFFFF

0C0000-0CFFFF

0D0000-0DFFFF

0E0000-0EFFFF

0F0000-0FFFFF

100000-10FFFF

110000-11FFFF

120000-12FFFF

130000-13FFFF

140000-14FFFF

150000-15FFFF

160000-16FFFF

170000-17FFFF

180000-18FFFF

190000-19FFFF

1A0000-1AFFFF

1B0000-1BFFFF

1C0000-1CFFFF

1D0000-1DFFFF

1E0000-1EFFFF

1F0000-1F7FFF

1F8000-1F9FFF

1FA000-1FBFFF

1FC000-1FFFFF

Word Mode(x16) A19 A18 A17 A16 A15 A14 A13 A12

00000-07FFF

08000-0FFFF

10000-17FFF

18000-1FFFF

20000-27FFF

28000-2FFFF

30000-37FFF

38000-3FFFF

40000-47FFF

48000-4FFFF

50000-57FFF

58000-5FFFF

60000-67FFF

68000-6FFFF

70000-77FFF

78000-7FFFF

80000-87FFF

88000-8FFFF

90000-97FFF

98000-9FFFF

A0000-A7FFF

A8000-AFFFF

B0000-B7FFF

B8000-BFFFF

C0000-C7FFF

C8000-CFFFF

D0000-D7FFF

D8000-DFFFF

E0000-E7FFF

E8000-EFFFF

F0000-F7FFF

F8000-FBFFF

FC000-FCFFF

FD000-FDFFF

FE000-FFFFF

Note: Byte mode: address range A19:A-1, word mode:address range A19:A0.

P/N:PM1186

REV. 1.2, JAN. 19, 2006

MX29LV160C T/B

Table 2: MX29LV160CB SECTOR ARCHITECTURE

Sector

SA0

SA1

SA2

SA3

SA4

SA5

SA6

SA7

SA8

SA9

SA10

SA11

SA12

SA13

SA14

SA15

SA16

SA17

SA18

SA19

SA20

SA21

SA22

SA23

SA24

SA25

SA26

SA27

SA28

SA29

SA30

SA31

SA32

SA33

SA34

Sector Size

Address range

Sector Address

Byte Mode Word Mode Byte Mode (x8) Word Mode (x16) A19 A18 A17 A16 A15 A14 A13 A12

16Kbytes

8Kwords 000000-003FFF 00000-01FFF

8Kbytes

32Kbytes

64Kbytes

4Kwords 004000-005FFF

4Kwords 006000-007FFF

16Kwords 008000-00FFFF

32Kwords 010000-01FFFF

32Kwords 020000-02FFFF

32Kwords 030000-03FFFF

32Kwords

040000-04FFFF

050000-05FFFF

060000-06FFFF

070000-07FFFF

080000-08FFFF

090000-09FFFF

0A0000-0AFFFF

0B0000-0BFFFF

0C0000-0CFFFF

0D0000-0DFFFF

0E0000-0EFFFF

0F0000-0FFFFF

100000-10FFFF

110000-11FFFF

120000-12FFFF

130000-13FFFF

140000-14FFFF

150000-15FFFF

160000-16FFFF

170000-17FFFF

180000-18FFFF

190000-19FFFF

1A0000-1AFFFF

1B0000-1BFFFF

1C0000-1CFFFF

1D0000-1DFFFF

1E0000-1EFFFF

1F0000-1FFFFF

02000-02FFF

03000-03FFF

04000-07FFF

08000-0FFFF

10000-17FFF

18000-1FFFF

20000-27FFF

28000-2FFFF

30000-37FFF

38000-3FFFF

40000-47FFF

48000-4FFFF

50000-57FFF

58000-5FFFF

60000-67FFF

68000-6FFFF

70000-77FFF

78000-7FFFF

80000-87FFF

88000-8FFFF

90000-97FFF

98000-9FFFF

A0000-A7FFF

A8000-AFFFF

B0000-B7FFF

B8000-BFFFF

C0000-C7FFF

C8000-CFFFF

D0000-D7FFF

D8000-DFFFF

E0000-E7FFF

E8000-EFFFF

F0000-FFFFF

F8000-FFFFF

Note: Byte mode:address range A19:A-1, word mode:address range A19:A0.

P/N:PM1186

REV. 1.2, JAN. 19, 2006

MX29LV160C T/B

BLOCK DIAGRAM

CE#

OE#

WE#

RESET#

CONTROL

INPUT

LOGIC

PROGRAM/ERASE

HIGH VOLTAGE

WRITE

STATE

MACHINE

(WSM)

STATE

FLASH

ARRAY

SOURCE

X-DECODER

ADDRESS

LATCH

A0-A19

AND

BUFFER

Y-PASS GATE

COMMAND

DATA

DECODER

Y-DECODER

SENSE

AMPLIFIER

PGM

DATA

COMMAND

DATA LATCH

PROGRAM

DATA LATCH

Q0-Q15/A-1

I/O BUFFER

P/N:PM1186

REV. 1.2, JAN. 19, 2006