首页 > 器件类别 > 逻辑 > 逻辑

74HC253D-T

Multiplexer, 2-Func, 4 Line Input, CMOS, PDSO16

器件类别:逻辑    逻辑   

厂商名称:Philips Semiconductors (NXP Semiconductors N.V.)

厂商官网:https://www.nxp.com/

器件标准:

下载文档
74HC253D-T 在线购买

供应商:

器件:74HC253D-T

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
Philips Semiconductors (NXP Semiconductors N.V.)
包装说明
SOP, SOP16,.25
Reach Compliance Code
unknown
JESD-30 代码
R-PDSO-G16
负载电容(CL)
50 pF
逻辑集成电路类型
MULTIPLEXER
最大I(ol)
0.006 A
湿度敏感等级
1
功能数量
2
输入次数
4
端子数量
16
最高工作温度
85 °C
最低工作温度
-40 °C
输出特性
3-STATE
封装主体材料
PLASTIC/EPOXY
封装代码
SOP
封装等效代码
SOP16,.25
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE
包装方法
TAPE AND REEL
电源
2/6 V
Prop。Delay @ Nom-Sup
44 ns
认证状态
Not Qualified
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子形式
GULL WING
端子节距
1.27 mm
端子位置
DUAL
Base Number Matches
1
文档预览
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT253
Dual 4-input multiplexer; 3-state
Product specification
File under Integrated Circuits, IC06
December 1990
Philips Semiconductors
Product specification
Dual 4-input multiplexer; 3-state
FEATURES
Non-inverting data path
3-state outputs for bus interface
and multiplex expansion
Common select inputs
Separate output enable inputs
Output capability: bus driver
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT253 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
74HC/HCT253
The 74HC/HCT253 have two identical 4-input multiplexers
with 3-state outputs which select two bits from four sources
selected by common data select inputs (S
0
, S
1
).
When the individual output enable (1OE, 2OE) inputs of
the 4-input multiplexers are HIGH, the outputs are forced
to the high impedance OFF-state. The “253” is the logic
implementation of a 2-pole, 4-position switch, where the
position of the switch is determined by the logic levels
applied to S
0
and S
1
.
The logic equations for the outputs are:
1Y = 1OE(1l
0
.S
1
.S
0
+1I
1
.S
1
.S
0
+1I
2
.S
1
.S
0
+1I
3
.S
1
.S
0
)
2Y = 2OE(2l
0
.S
1
.S
0
+2I
1
.S
1
.S
0
+2I
2
.S
1
.S
0
+2I
3
.S
1
.S
0
)
APPLICATIONS
Data selectors
Data multiplexers
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°C;
t
r
= t
f
= 6 ns
TYPICAL
SYMBOL
t
PHL
/ t
PLH
PARAMETER
propagation delay
1I
n
, 2I
n
to nY;
S
n
to nY
C
I
C
PD
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
2. For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
input capacitance
power dissipation capacitance per multiplexer
notes 1 and 2
CONDITIONS
HC
C
L
= 15 pF; V
CC
= 5 V
17
18
3.5
55
17
19
3.5
55
ns
ns
pF
pF
HCT
UNIT
December 1990
2
Philips Semiconductors
Product specification
Dual 4-input multiplexer; 3-state
PIN DESCRIPTION
PIN NO.
1, 15
14, 2
7, 9
8
6, 5, 4, 3
10, 11, 12, 13
16
SYMBOL
1OE, 2OE
S
0
, S
1
1Y, 2Y
GND
1I
0
to 1I
3
2I
0
to 2I
3
V
CC
NAME AND FUNCTION
output enable inputs (active LOW)
common data select inputs
3-state multiplexer outputs
ground (0 V)
data inputs from source 1
data inputs from source 2
positive supply voltage
74HC/HCT253
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
Dual 4-input multiplexer; 3-state
74HC/HCT253
Fig.4 Functional diagram.
Fig.5 Logic diagram.
FUNCTION TABLE
SELECT INPUTS
S
0
X
L
L
H
H
L
L
H
H
NOTES
1. H = HIGH voltage level
L = LOW voltage level
X = don’t care
Z = high impedance OFF-state
S
1
X
L
L
L
L
H
H
H
H
nI
0
X
L
H
X
X
X
X
X
X
DATA INPUTS
nI
1
X
X
X
L
H
X
X
X
X
nI
2
X
X
X
X
X
L
H
X
X
nI
3
X
X
X
X
X
X
X
L
H
OUTPUT ENABLE
nOE
H
L
L
L
L
L
L
L
L
OUTPUT
nY
Z
L
H
L
H
L
H
L
H
December 1990
4
Philips Semiconductors
Product specification
Dual 4-input multiplexer; 3-state
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: bus driver
I
CC
category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; t
r
= t
f
= 6 ns; C
L
= 50 pF
T
amb
(°C)
74HC
SYMBOL PARAMETER
+25
−40
to
+85
−40
to
+125
UNIT
74HC/HCT253
TEST CONDITIONS
V
CC
(V)
WAVEFORMS
min. typ. max. min. max. min. max.
t
PHL
/ t
PLH
propagation delay
1I
n
to nY;
2I
n
to nY
propagation delay
S
n
to nY
3-state output enable time
nOE to nY
3-state output disable time
nOE to nY
output transition time
55
20
16
58
21
17
30
11
9
41
15
12
14
5
4
175
35
30
175
35
30
100
20
17
150
30
26
60
12
10
220
44
37
220
44
37
125
25
21
190
38
33
75
15
13
265
53
45
265
53
45
150
30
26
225
45
38
90
18
15
ns
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
Fig.6
t
PHL
/ t
PLH
ns
Fig.6
t
PZH
/ t
PZL
ns
Fig.7
t
PHZ
/ t
PLZ
ns
Fig.7
t
THL
/ t
TLH
ns
Fig.6
December 1990
5
查看更多>
参数对比
与74HC253D-T相近的元器件有:74HCT253D-T。描述及对比如下:
型号 74HC253D-T 74HCT253D-T
描述 Multiplexer, 2-Func, 4 Line Input, CMOS, PDSO16 Multiplexer, 2-Func, 4 Line Input, CMOS, PDSO16
是否Rohs认证 符合 符合
厂商名称 Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.)
包装说明 SOP, SOP16,.25 SOP, SOP16,.25
Reach Compliance Code unknown unknown
JESD-30 代码 R-PDSO-G16 R-PDSO-G16
负载电容(CL) 50 pF 50 pF
逻辑集成电路类型 MULTIPLEXER MULTIPLEXER
最大I(ol) 0.006 A 0.006 A
湿度敏感等级 1 1
功能数量 2 2
输入次数 4 4
端子数量 16 16
最高工作温度 85 °C 85 °C
最低工作温度 -40 °C -40 °C
输出特性 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SOP SOP
封装等效代码 SOP16,.25 SOP16,.25
封装形状 RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE SMALL OUTLINE
包装方法 TAPE AND REEL TAPE AND REEL
电源 2/6 V 5 V
Prop。Delay @ Nom-Sup 44 ns 50 ns
认证状态 Not Qualified Not Qualified
表面贴装 YES YES
技术 CMOS CMOS
温度等级 INDUSTRIAL INDUSTRIAL
端子形式 GULL WING GULL WING
端子节距 1.27 mm 1.27 mm
端子位置 DUAL DUAL
Base Number Matches 1 1
轻松入门开发ARM程序(为初学者写的入门手册)-1-
目 录 前 言 第一章 EWARM集成开发环境及J-Link仿真器 第二章 在EWARM中生成...
liuq 单片机
nios2软件架构解析 pdf
本书以Altera公司的技术资料为蓝本,结合作者多年的Nios软件开发经验,首先从复位、中断、编程环...
FPGA小牛 FPGA/CPLD
通信铁塔的选址与基础设计的关系
作者:上海邮电设计院有限公司 濮立 松 来源:通信世界 通信铁塔作为一门独立的专业,其...
mdreamj RF/无线
ESD器件对高速信号有什么影响吗
高速先生成员--周伟 我们看到越来越多的工业相机对外的接口信号如USB3/HDMI等在线路上会并...
yvonneGan PCB设计
DSP双模手机的小灵通网络优化分析
无线网络优化包括终端、基站和核心网的优化,GSM(G网)和3G(C网,包括2G的IS-9...
Aguilera DSP 与 ARM 处理器
来聊一聊如何提升充电桩的充电效率?
中国电动汽车充电基础设施促进联盟发布数据显示,截至2024年9月,全国充电公桩总量已达到332.9...
okhxyyo 电源技术
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消