SAM L10/L11 Family
Ultra Low-Power, 32-bit Cortex-M23 MCUs with TrustZone,
Crypto, and Enhanced PTC
Features
•
•
Operating Conditions:
1.62V to 3.63V, -40ºC to +125ºC, DC to 32 MHz
Core:
32 MHz (2.62 CoreMark/MHz and up to 31 DMIPS) ARM
®
Cortex
®
-M23 with:
–
–
–
–
–
–
•
Single-cycle hardware multiplier
Hardware divider
Nested Vector Interrupt Controller (NVIC)
Memory Protection Unit (MPU)
Stack Limit Checking
TrustZone
®
for ARMv8-M (optional)
System
– Power-on Reset (POR) and programmable Brown-out Detection (BOD)
– 8-channel Direct Memory Access Controller (DMAC)
– 8-channel event system for Inter-peripheral Core-independent Operation
– CRC-32 generator
Memory
– 64/32/16 KB Flash
– 16/8/4 KB SRAM
– 2 KB Data Flash Write-While-Read (WWR) section for non-volatile data storage
– 256 bytes TrustRAM with physical protection features
Clock Management
– Flexible clock distribution optimized for low power
– 32.768 kHz crystal oscillator
– 32.768 kHz ultra low-power internal RC oscillator
–
–
–
–
–
0.4 to 32 MHz crystal oscillator
16/12/8/4 MHz low-power internal RC oscillator
Ultra low-power digital Frequency-Locked Loop (DFLLULP)
48-96 MHz fractional digital Phase-Locked Loop (FDPLL96M)
One frequency meter
•
•
•
Low Power and Power Management
– Active, Idle, Standby with partial or full SRAM retention and off sleep modes:
• Active mode (< 25 μA/MHz)
• Idle mode (< 10 μA/MHz) with 1.5 μs wake-up time
©
2018 Microchip Technology Inc.
Datasheet
DS60001513B-page 1
SAM L10/L11 Family
• Standby with Full SRAM Retention (0.5 μA) with 5.3 μs wake-up time
• Off mode (< 100 nA)
Static and dynamic power gating architecture
Sleepwalking peripherals
Two performance levels
Embedded Buck/LDO regulator with on-the-fly selection
–
–
–
–
•
Security
– Up to four tamper pins for static and dynamic intrusion detections
–
Data Flash
• Optimized for secrets storage
• Data Scrambling with user-defined key (optional)
• Rapid Tamper erase on scrambling key and on one user-defined row
• Silent access for side channel attack resistance
TrustRAM
•
•
•
•
•
–
Address and Data scrambling with user-defined key
Chip-level tamper detection on physical RAM to resist microprobing attacks
Rapid Tamper Erase on scrambling key and RAM data
Silent access for side channel attack resistance
Data remanence prevention
–
–
–
–
–
–
•
Peripherals
• One True Random Generator (TRNG)
• AES-128, SHA-256, and GCM cryptography accelerators (optional)
• Secure pin multiplexing to isolate on dedicated I/O pins a secured communication with
external devices from the non-secure application (optional)
TrustZone for flexible hardware isolation of memories and peripherals (optional)
• Up to six regions for the Flash
• Up to two regions for the Data Flash
• Up to two regions for the SRAM
• Individual security attribution for each peripheral, I/O, external interrupt line, and Event
System Channel
Secure Boot with SHA-based authentication (optional)
Up to three debug access levels
Up to three Chip Erase commands to erase part of or the entire embedded memories
Unique 128-bit serial number
Advanced Analog and Touch
– One 12-bit 1 Msps Analog-to-Digital Converter (ADC) with up to 10 channels
– Two Analog Comparators (AC) with window compare function
– One 10-bit 350 kSPS Digital-to-Analog Converter (DAC) with external and internal outputs
– Three Operational Amplifiers (OPAMP)
– One enhanced Peripheral Touch Controller (PTC):
• Up to 20 self-capacitance channels
• Up to 100 (10 x 10) mutual-capacitance channels
• Low-power, high-sensitivity, environmentally robust capacitive touch buttons, sliders, and
wheels
©
2018 Microchip Technology Inc.
Datasheet
DS60001513B-page 2
SAM L10/L11 Family
•
•
•
•
•
Hardware noise filtering and noise signal desynchronization for high conducted immunity
Driven Shield Plus for better noise immunity and moisture tolerance
Parallel Acquisition through Polarity control
Supports wake-up on touch from Standby Sleep mode
Communication Interfaces
– Up to three Serial Communication Interfaces (SERCOM) that can operate as:
• USART with full-duplex and single-wire half-duplex configuration
• I
2
C up to 3.4 Mbit/s (High-Speed mode) on one instance and up to 1 Mbit/s (Fast-mode
Plus) on the second instance
•
•
•
•
Serial Peripheral Interface (SPI)
ISO7816 on one instance
RS-485 on one instance
LIN Slave on one instance
•
Timers/Output Compare/Input Capture
–
Three 16-bit Timers/Counters (TC), each configurable as:
• One 16-bit TC with two compare/capture channels
• One 8-bit TC with two compare/capture channels
• One 32-bit TC with two compare/capture channels, by using two TCs
32-bit Real-Time Counter (RTC) with clock/calendar functions
Watchdog Timer (WDT) with Window mode
–
–
•
Input/Output (I/O)
– Up to 25 programmable I/O lines
– Eight external interrupts (EIC)
– One non-maskable interrupt (NMI)
– One Configurable Custom Logic (CCL) that supports:
• Combinatorial logic functions, such as AND, NAND, OR, and NOR
• Sequential logic functions, such as Flip-Flop and Latches
Qualification and Class-B Support
– AEC-Q100 REVH (Grade 1 [-40ºC to +125ºC]) (planned)
– Class-B safety library, IEC 60730 (future)
Debugger Development Support
– Two-pin Serial Wire Debug (SWD) programming and debugging interface
Packages
VQFN
24
17
0.5 mm
4x4x0.9 mm
32
25
0.5 mm
5x5x1 mm
TQFP
32
25
0.8 mm
7x7x1.2 mm
SSOP
24
17
0.65 mm
8.2x5.3x2.0 mm
WLCSP(1)
32
25
0.4 mm
2.79x2.79x0.482 mm
•
•
•
Type
Pin Count
I/O Pins (up to)
Contact/Lead Pitch
Dimensions
Note:
1. Contact local sales for availability.
©
2018 Microchip Technology Inc.
Datasheet
DS60001513B-page 3
SAM L10/L11 Family
Table of Contents
Features.......................................................................................................................... 1
1. Configuration Summary...........................................................................................14
2. Ordering Information................................................................................................16
3. Block Diagram......................................................................................................... 17
4. Pinouts.....................................................................................................................18
4.1.
4.2.
4.3.
4.4.
4.5.
Multiplexed Signals.................................................................................................................... 19
Oscillators Pinout....................................................................................................................... 21
Serial Wire Debug Interface Pinout............................................................................................ 21
SERCOM Configurations........................................................................................................... 22
General Purpose I/O (GPIO) Clusters........................................................................................23
5. Signal Descriptions List .......................................................................................... 24
6. Power Considerations............................................................................................. 26
6.1.
6.2.
6.3.
6.4.
6.5.
Power Supplies.......................................................................................................................... 26
Power Supply Constraints.......................................................................................................... 26
Power-On Reset and Brown-Out Detectors............................................................................... 27
Voltage Regulator.......................................................................................................................27
Typical Powering Schematic...................................................................................................... 27
7. Analog Peripherals Considerations......................................................................... 29
7.1.
7.2.
Reference Voltages.................................................................................................................... 30
Analog On Demand Feature...................................................................................................... 30
8. Device Startup......................................................................................................... 32
8.1.
8.2.
8.3.
8.4.
Clocks Startup............................................................................................................................ 32
Initial Instructions Fetching.........................................................................................................32
I/O Pins.......................................................................................................................................32
Performance Level Overview..................................................................................................... 32
9. Product Mapping..................................................................................................... 34
10. Memories.................................................................................................................36
10.1. Embedded Memories................................................................................................................. 36
10.2. NVM Rows................................................................................................................................. 38
10.3. Serial Number............................................................................................................................ 44
11. Processor and Architecture..................................................................................... 45
11.1. Cortex-M23 Processor............................................................................................................... 45
11.2. Nested Vector Interrupt Controller..............................................................................................47
11.3. High-Speed Bus System............................................................................................................ 50
©
2018 Microchip Technology Inc.
Datasheet
DS60001513B-page 4
SAM L10/L11 Family
11.4. SRAM Quality of Service............................................................................................................52
12. Peripherals Configuration Summary........................................................................54
13. SAM L11 Security Features.....................................................................................57
13.1.
13.2.
13.3.
13.4.
13.5.
13.6.
13.7.
13.8.
Features..................................................................................................................................... 57
ARM TrustZone Technology for ARMv8-M.................................................................................58
Crypto Acceleration.................................................................................................................... 69
True Random Number Generator (TRNG)................................................................................. 72
Secure Boot................................................................................................................................72
Secure Pin Multiplexing on SERCOM........................................................................................ 72
Data Flash ................................................................................................................................. 72
TrustRAM (TRAM)......................................................................................................................72
14. Boot ROM................................................................................................................73
14.1.
14.2.
14.3.
14.4.
Features..................................................................................................................................... 73
Block Diagram............................................................................................................................ 74
Product Dependencies............................................................................................................... 74
Functional Description................................................................................................................74
15. PAC - Peripheral Access Controller.........................................................................96
15.1.
15.2.
15.3.
15.4.
15.5.
15.6.
15.7.
Overview.................................................................................................................................... 96
Features..................................................................................................................................... 96
Block Diagram............................................................................................................................ 96
Product Dependencies............................................................................................................... 96
Functional Description................................................................................................................98
Register Summary....................................................................................................................102
Register Description................................................................................................................. 103
16. DSU - Device Service Unit.................................................................................... 127
16.1. Overview.................................................................................................................................. 127
16.2. Features................................................................................................................................... 127
16.3. Block Diagram.......................................................................................................................... 128
16.4. Signal Description.................................................................................................................... 128
16.5. Product Dependencies............................................................................................................. 128
16.6. Debug Operation...................................................................................................................... 130
16.7. Programming............................................................................................................................131
16.8. Security Enforcement............................................................................................................... 132
16.9. Device Identification................................................................................................................. 134
16.10. Functional Description..............................................................................................................135
16.11. Register Summary....................................................................................................................141
16.12. Register Description.................................................................................................................143
17. Clock System.........................................................................................................172
17.1.
17.2.
17.3.
17.4.
Clock Distribution..................................................................................................................... 172
Synchronous and Asynchronous Clocks..................................................................................173
Register Synchronization......................................................................................................... 174
Enabling a Peripheral............................................................................................................... 177
©
2018 Microchip Technology Inc.
Datasheet
DS60001513B-page 5
