C0805C104J5RAL3810,C0805C104J5RAL3810 pdf中文资料,C0805C104J5RAL3810引脚图,C0805C104J5RAL3810电路-Datasheet-电子工程世界

文档预览

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Commercial "L", SnPb Termination, X7R Dielectric

6.3 – 250 VDC (Commercial Grade)

Overview

The KEMET Commercial "L" surface mount capacitors with

tin and lead termination in X7R dielectric are designed

to meet the needs of critical applications, where tin and

lead end metallization is required. KEMET’s tin and lead

electroplating process is designed to meet a 5% minimum

lead content, as well as address concerns for a more

robust and reliable lead containing termination system.

As the bulk of the electronics industry moves towards

RoHS compliance, KEMET continues to provide tin and

lead terminated products for the military, aerospace and

industrial applications, and will ensure customers have a

stable and long-term source of supply.

The KEMET X7R dielectric features a 125°C maximum

operating temperature and is considered temperature stable.

The Electronics Industries Alliance (EIA) characterizes

X7R dielectric as a Class II material. Components of this

classification are fixed, ceramic dielectric capacitors suited

for bypass and decoupling applications or for frequency

discriminating circuits, where Q and stability of capacitance

characteristics are not critical. X7R exhibits a predictable

change in capacitance with respect to time and voltage,

boasting a minimal change in capacitance with reference to

ambient temperature. Capacitance change is limited to ±15%

from –55°C to +125°C.

Benefits

• −55°C to +125°C operating temperature range

• Temperature stable dielectric

• Reliable and robust termination system

• EIA 0402, 0603, 0805, 1206, 1210, 1808, 1812, 1825, 2220

and 2225 case sizes

• DC voltage ratings of 6.3 V, 10 V, 16 V, 25 V, 50 V, 100 V,

200 V and 250 V

• Capacitance offerings ranging from 10 pF to 22 μF

• Available capacitance tolerances of ±5%, ±10% and ±20%

• Non-polar device, minimizing installation concerns

• SnPb plated termination finish (5% Pb minimum)

• Flexible termination option available upon request

• Available for other surface mount products, additional

dielectrics and higher voltage ratings upon request

Click image above for interactive 3D content

Open PDF in Adobe Reader for full functionality

Applications

Typical applications include military, aerospace and other high reliability applications.

One world. One KEMET

C1018_X7R_SnPb_SMD • 4/26/2018

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Commercial "L", SnPb Termination, X7R Dielectric, 6.3 – 250 VDC (Commercial Grade)

Ordering Information

1210

226

Failure

Rate/

Design

A = N/A

Termination Finish

L = SnPb (5% Pb minimum)

Packaging/Grade

(C-Spec)

See “Packaging

C-Spec Ordering

Options Table”

Case Size Specification/

Capacitance Capacitance

Ceramic

(L" x W")

Series

Code (pF)

Tolerance

0402

0603

0805

1206

1210

1808

1812

1825

2220

2225

Rated

Voltage

Dielectric

(VDC)

9 = 6.3

8 = 10

4 = 16

3 = 25

6 = 35

5 = 50

1 = 100

2 = 200

A = 250

R = X7R

C = Standard

Two

Significant

Digits and

Number of

Zeros

J = ±5%

K = ±10%

M = ±20%

Additional termination finish options may be available. Contact KEMET for details.

Packaging C-Spec Ordering Options Table

Packaging Type

Bulk Bag/Unmarked

7" Reel/Unmarked

Packaging/Grade

Ordering Code (C-Spec)

Not required (Blank)

7411 (EIA 0603 and smaller case sizes)

13" Reel/Unmarked

7210 (EIA 0805 and larger case sizes)

7" Reel/Marked

7040 (EIA 0603 and smaller case sizes)

13" Reel/Marked

7215 (EIA 0805 and larger case sizes)

7" Reel/Unmarked/2 mm pitch

7081

13" Reel/Unmarked/2 mm pitch

7082

Default packaging is "Bulk Bag." An ordering code C-Spec is not required for "Bulk Bag" packaging.

The terms "Marked" and "Unmarked" pertain to laser marking option of capacitors. All packaging options labeled as "Unmarked" will contain capacitors

that have not been laser marked. Please contact KEMET if you require a laser marked option. For more information see "Capacitor Marking."

The 2 mm pitch option allows for double the packaging quantity of capacitors on a given reel size. This option is limited to EIA 0603 (1608 metric) case

size devices. For more information regarding 2 mm pitch option see "Tape & Reel Packaging Information."

C1018_X7R_SnPb_SMD • 4/26/2018

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Commercial "L", SnPb Termination, X7R Dielectric, 6.3 – 250 VDC (Commercial Grade)

Dimensions – Millimeters (Inches)

EIA Size

Code

0402

0603

0805

1206

1210

1808

1812

1825

2220

2225

Metric Size

Code

1005

1608

2012

3216

3225

4520

4532

4564

5650

5664

Length

1.00 (0.040)

±0.05 (0.002)

1.60 (0.063)

±0.15 (0.006)

2.00 (0.079)

±0.20 (0.008)

3.20 (0.126)

±0.20 (0.008)

3.20 (0.126)

±0.20 (0.008)

4.70 (0.185)

±0.50 (0.020)

4.50 (0.177)

±0.30 (0.012)

4.50 (0.177)

±0.30 (0.012)

5.70 (0.224)

±0.40 (0.016)

5.60 (0.220)

±0.40 (0.016)

Width

0.50 (0.020)

±0.05 (0.002)

0.80 (0.032)

±0.15 (0.006)

1.25 (0.049)

±0.20 (0.008)

1.60 (0.063)

±0.20 (0.008)

2.50 (0.098)

±0.20 (0.008)

2.00 (0.079)

±0.20 (0.008)

3.20 (0.126)

±0.30 (0.012)

6.40 (0.252)

±0.40 (0.016)

5.00 (0.197)

±0.40 (0.016)

6.40 (0.248)

±0.40 (0.016)

T Thickness

Bandwidth

0.30 (0.012)

±0.10 (0.004)

0.35 (0.014)

±0.15 (0.006)

0.50 (0.02)

±0.25 (0.010)

0.50 (0.02)

±0.25 (0.010)

0.50 (0.02)

±0.25 (0.010)

0.60 (0.024)

±0.35 (0.014)

0.60 (0.024)

±0.35 (0.014)

0.60 (0.024)

±0.35 (0.014)

0.60 (0.024)

±0.35 (0.014)

0.60 (0.024)

±0.35 (0.014)

Separation

Minimum

0.30 (0.012)

0.70 (0.028)

0.75 (0.030)

Mounting

Technique

Solder reflow only

Solder wave or

Solder reflow

See Table 2 for

Thickness

N/A

Solder reflow

only

C1018_X7R_SnPb_SMD • 4/26/2018

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Commercial "L", SnPb Termination, X7R Dielectric, 6.3 – 250 VDC (Commercial Grade)

Qualification/Certification

Commercial grade products are subject to internal qualification. Details regarding test methods and conditions are

referenced in Table 4, Performance & Reliability.

Environmental Compliance

These devices do not meet RoHS criteria due to the concentration of Lead (Pb) in the termination finish.

Electrical Parameters/Characteristics

Item

Operating Temperature Range

Capacitance Change with Reference to

+25°C and 0 Vdc Applied (TCC)

Parameters/Characteristics

−55°C to +125°C

±15%

3.0%

250% of rated voltage

(5 ±1 seconds and charge/discharge not exceeding 50 mA)

5% (6.3 V and 10 V), 3.5% (16 V and 25 V) and 2.5% (50 V to 250 V)

See Insulation Resistance Limit Table

(Rated voltage applied for 120 ±5 seconds at 25°C)

Aging Rate (Maximum % Capacitance Loss/Decade Hour)

Dielectric Withstanding Voltage (DWV)

Dissipation Factor (DF) Maximum Limit at 25°C

Insulation Resistance (IR) Minimum Limit at 25°C

Regarding Aging Rate: Capacitance measurements (including tolerance) are indexed to a referee time of 1,000 hours.

DWV is the voltage a capacitor can withstand (survive) for a short period of time. It exceeds the nominal and continuous working voltage of the

capacitor.

Capacitance and dissipation factor (DF) measured under the following conditions:

1 kHz ±50 Hz and 1.0 ±0.2 V

rms

if capacitance ≤ 10 µF

120 Hz ±10 Hz and 0.5 ±0.1 V

rms

if capacitance > 10 µF

To obtain IR limit, divide MΩ-µF value by the capacitance and compare to GΩ limit. Select the lower of the two limits.

Note: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 and Agilent E4980 have a feature known

as Automatic Level Control (ALC). The ALC feature should be switched to "ON."

C1018_X7R_SnPb_SMD • 4/26/2018

Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Commercial "L", SnPb Termination, X7R Dielectric, 6.3 – 250 VDC (Commercial Grade)

Post Environmental Limits

High Temperature Life, Biased Humidity, Moisture Resistance

Dielectric

X7R

Rated DC

Voltage

> 25

16/25

< 16

Capacitance

Value

All

Dissipation Factor

(Maximum %)

3.0

5.0

7.5

Capacitance

Shift

±20%

Insulation

Resistance

10% of Initial

limit

Insulation Resistance Limit Table

EIA Case Size

0201

0402

0603

0805

1206

1210

1808

1812

1825

2220

2225

Rated DC Voltage

ALL

≤ 200 V

250 V

≤ 200 V

250 V

≤200 V

250 V

≤200 V

250 V

ALL

1,000 megohm

microfarads or 100 GΩ

N/A

< .012 µF

< .047 µF

N/A

< 0.15 µF

< .027 µF

< 0.47 µF

< 0.12 µF

< 0.39 µF

< 0.27 µF

ALL

< 2.2 µF

ALL

< 10 µF

ALL

500 megohm

microfarads or 10 GΩ

ALL

≥ .012 µF

≥ .047 µF

N/A

≥ 0.15 µF

N/A

≥ 0.47 µF

N/A

≥ 0.39 µF

N/A

≥ 2.2 µF

N/A

≥ 10 µF

N/A

100 megohm

microfarads or 10 GΩ

N/A

ALL

N/A

≥ .027 µF

N/A

≥ 0.12 µF

N/A

≥ 0.27 µF

N/A

C1018_X7R_SnPb_SMD • 4/26/2018