CS8122
2.0
%
5.0 V, 750 mA Low
Dropout Linear Regulator
with Delayed RESET
The CS8122 is a precision 5.0 V linear regulator capable of sourcing
in excess of 750 mA. The RESET’s delay time is externally
programmed using a discrete RC network. During power up, or when
the output goes out of regulation, the RESET lead remains in the low
state for the duration of the delay. This function is independent of the
input voltage and will function correctly as long as the output voltage
remains at or above 1.0 V. Hysteresis is included in the Delay and the
RESET comparators to improve noise immunity. A latching discharge
circuit is used to discharge the delay capacitor when it is triggered by a
brief fault condition.
The regulator is protected against a variety of fault conditions: i.e.
reverse battery, overvoltage, short circuit and thermal runaway
conditions. The regulator is protected against voltage transients ranging
from −50 V to +40 V. Short circuit current is limited to 1.2 A (typ).
The CS8122 is an improved replacement for the CS8126 and
features a tighter tolerance on its output voltage (2.0% vs. 4.0%).
The CS8122 is packaged in a 5 lead TO−220 with copper tab. The
copper tab can be connected to a heat sink if necessary.
Features
http://onsemi.com
TO−220
FIVE LEAD
T SUFFIX
CASE 314D
1
5
TO−220
FIVE LEAD
TVA SUFFIX
CASE 314K
1
TO−220
FIVE LEAD
THA SUFFIX
CASE 314A
1
5
•
•
•
•
•
5.0 V
±2.0%
Regulated Output
Low Dropout Voltage (0.6 V @ 0.5 A)
750 mA Output Current Capability
Externally Programmed RESET Delay
Fault Protection
−
Reverse Battery
−
60 V Load Dump
−
−50 V Reverse Transient
−
Short Circuit
−
Thermal Shutdown
•
Pb−Free Packages are Available*
PIN CONNECTIONS
TO−220 5−LEAD
Pin 1. V
IN
2.V
OUT
3. GND
4. Delay
5. RESET
1
DEVICE MARKING INFORMATION
See general marking information in the device marking
section on page 2 of this data sheet.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2006
1
June, 2006 − Rev. 7
Publication Order Number:
CS8122/D
CS8122
MARKING DIAGRAMS
TO−220 5−LEAD
CASE 314D
CASE 314K
CASE 314A
CS8122
AWLYWWG
CS
8122
AWLYWWG
CS8122
AWLYWWG
1
1
1
A
WL
Y
WW
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
V
IN
Over Voltage
Shutdown
V
OUT
Pre−Regulator
Regulated Supply
for Circuit Bias
Bandgap
Reference
Error
Amplifier
Anti−Saturation
and
Current Limit
−
+
−
+
V
OUT
(SENSE)
Charge
Current
Generator
Thermal
Shutdown
Delay
Latching Discharge
Q
−
S
R
GND
Figure 1. Block Diagram
http://onsemi.com
2
+
−
+
VDISC
Delay
Comparator
RESET
CS8122
ABSOLUTE MAXIMUM RATINGS
Rating
Input Operating Range
Power Dissipation
Peak Transient Voltage (46 V Load Dump @ V
IN
= 14 V)
Output Current
Electrostatic Discharge (Human Body Model)
Junction Temperature
Storage Temperature Range
Lead Temperature Soldering
Wave Solder (through hole styles only) (Note 1)
Value
−0.5 to 26
Internally Limited
−50, 60
Internally Limited
4.0
−55 to +150
−55 to +150
260 peak
Unit
V
−
V
−
kV
°C
°C
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. 10−second maximum.
ELECTRICAL CHARACTERISTICS
(−40°C
≤
T
A
≤
125°C, −40
≤
T
J
≤
150°C, 6.0
≤
V
IN
≤
26 V, 5.0 mA
≤
I
OUT
≤
500 mA,
R
RESET
= 4.7 kW to V
CC
unless otherwise noted.) (Note 2)
Characteristic
OUTPUT STAGE (V
OUT)
Output Voltage
Dropout Voltage
Supply Current
I
OUT
= 500 mA
I
OUT
≤
10 mA
I
OUT
≤
100 mA
I
OUT
≤
500 mA
6.0 V
≤
V
IN
≤
26 V, I
OUT
= 50 mA
50 mA
≤
I
OUT
≤
500 mA, V
IN
= 14 V
f = 120 Hz, 7.0
≤
V
IN
≤
17 V, I
OUT
= 250 mA
−
−
V
OUT
≤
5.5 V
V
OUT
≥
−0.6 V, 10
W
Load
1.0% Duty Cycle, T < 100 ms, 10
W
Load
Guaranteed by Design
−
4.9
−
−
−
−
−
−
54
0.75
32
60
−15
−50
150
5.0
0.35
2.0
6.0
55
5.0
10
75
1.20
−
95
−30
−80
180
5.1
0.60
7.0
12
100
50
50
−
−
40
−
−
−
210
V
V
mA
mA
mA
mV
mV
dB
A
V
V
V
V
°C
Test Conditions
Min
Typ
Max
Unit
Line Regulation
Load Regulation
Ripple Rejection
Current Limit
Overvoltage Shutdown
Maximum Line Transient
Reverse Polarity Input Voltage DC
Reverse Polarity Input Voltage Transient
Thermal Shutdown
RESET AND DELAY FUNCTIONS
Delay Charge Current
RESET Threshold
RESET Hysteresis
Delay Threshold
Delay Hysteresis
RESET Output Voltage Low
RESET Output Leakage
Delay Capacitor Discharge Voltage
Delay Time
V
DELAY
= 2.0 V
V
OUT
Increasing, V
RT(ON)
V
OUT
Decreasing, V
RT(OFF)
V
RH
= V
RT(ON)
− V
RT(OFF)
Charge, V
DC(HI)
Discharge, V
DC(L)
−
5.0
4.65
4.50
150
3.25
2.85
200
−
0
−
16
10
4.90
4.70
200
3.50
3.10
400
0.1
−
0.2
32
15
V
OUT
− 0.01
V
OUT
− 0.16
250
3.75
3.35
800
0.4
10
0.5
48
mA
V
V
mV
V
V
mV
V
mA
V
ms
1.0 V < V
OUT
< V
RT(L)
, 3.0 kW to V
OUT
V
OUT
> V
RT(H)
Discharge Latched “ON”, V
OUT
> V
RT
C
DELAY
= 0.1
mF
2. To observe safe operating junction temperatures, low duty cycle pulse testing is used in tests where applicable.
CDelay VDelay Threshold Charge
Delay Time
+
+
CDelay 3.5 105 (typ)
ICharge
http://onsemi.com
3
CS8122
PACKAGE LEAD DESCRIPTION
PACKAGE LEAD #
TO−220 5 LEAD
1
2
3
4
5
LEAD SYMBOL
V
IN
V
OUT
GND
Delay
RESET
FUNCTION
Unregulated supply voltage to IC.
Regulated 5.0 V output.
Ground Connection.
Timing capacitor for RESET function.
CMOS/TTL compatible output lead. RESET goes low whenever V
OUT
drops
below 6.0% of it’s regulated value.
TYPICAL PERFORMANCE CHARACTERISTICS
55
50
Quiescent Current (mA)
45
40
35
30
25
20
15
10
5
0
0
1
2
3
−40°C
25°C
125°C
R
LOAD
= 25
W
120
100
80
60
40
20
0
4
5
6
7
8
9
10
0
Room Temp
R
LOAD
= 6.67
W
Quiescent Current. (mA)
R
LOAD
= 10
W
R
LOAD
= 25
W
R
LOAD
= NO LOAD
1
2
3
4
5
6
7
8
9
10
V
IN
(V)
V
IN
(
V
)
Figure 2. Quiescent Current vs. Input Voltage
Over Temperature
5.5
5.0
4.5
4.0
V
OUT
(V)
3.5
V
OUT
(V)
3.0
2.5
2.0
1.5
1.0
0.5
0
0
1
2
25°C
3
−40°C
125°C
Figure 3. Quiescent Current vs. Input
Voltage Over Load Resistance
5.5
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
R
LOAD
= 10
W
0
1
2
3
4
5
6
7
8
9
10
R
LOAD
=
NO LOAD
R
LOAD
= 6.67
W
R
LOAD
= 25
W
Room Temp
4
5
6
7
8
9
10
0
V
IN
(V)
V
IN
(V)
Figure 4. Output Voltage vs. Input Voltage
Over Temperature
Figure 5. V
OUT
vs. V
IN
Over R
LOAD
http://onsemi.com
4
CS8122
TYPICAL PERFORMANCE CHARACTERISTICS
6
4
Load Regulation (mV)
V
IN
= 6−26 V
TEMP = 25°C
TEMP = −40°C
TEMP = −40°C
100
80
60
Line Reg. (mV)
40
20
0
−20
−40
−60
−80
−100
0
100
200
300
400
500
600
700
800
TEMP = 125°C
2
0
−2
−4
−6
−8
−10
−12
−14
0
V
IN
= 14 V
100
200
300
400
500
600
700
800
TEMP = 125°C
TEMP = 25°C
Output Current (mA)
Output Current (mA)
Figure 6. Line Regulation vs. Output Current
900
800
Dropout Voltage (mV)
700
25°C
Figure 7. Load Regulation vs. Output Current
100
90
Quiescent Current (mA)
80
70
60
50
40
30
20
10
0
−40°C
V
IN
= 14 V
600
500
400
300
200
100
0
0
100
200
300
400
500
600
700
800
−40°C
125°C
125°C
25°C
0
100
200
300
400
500
600
700
800
Output Current (mA)
Output Current (mA)
Figure 8. Dropout Voltage vs. Output Current
90
80
70
Rejection (dB)
ESR (ohms)
60
50
40
30
20
10
0
10
0
10
1
10
2
C
OUT
= 10
mF,
ESR = 1.0
W
C
OUT
= 10
mF,
ESR = 1.0
W
I
OUT
= 250 mA
C
OUT
= 10
mF,
ESR = 1.0 & 0.1
mF,
ESR = 0
Figure 9. Quiescent Current vs. Output Current
10
3
10
2
10
1
10
0
Stable Region
C
O
= 47/68
mF
10
−1
10
−2
10
−3
10
−4
C
O
= 47
mF
C
O
= 68
mF
10
3
10
4
10
5
10
6
10
7
10
8
10
0
10
1
10
2
10
3
Frequency (Hz)
Output Current (mA)
Figure 10. Ripple Rejection
Figure 11. Output Capacitor ESR
http://onsemi.com
5
