LFXP3E-4Q208NI,LFXP3E-4Q208NI pdf中文资料,LFXP3E-4Q208NI引脚图,LFXP3E-4Q208NI电路-Datasheet-电子工程世界

文档预览

LatticeXP Family Handbook

HB1001 Version 03.6, October 2011

LatticeXP Family Handbook

Table of Contents

September 2011

Section I. LatticeXP Family Data Sheet

Introduction

Features ............................................................................................................................................................. 1-1

Introduction ........................................................................................................................................................ 1-2

Architecture

Architecture Overview ........................................................................................................................................ 2-1

PFU and PFF Blocks................................................................................................................................. 2-2

Slice .......................................................................................................................................................... 2-3

Routing...................................................................................................................................................... 2-6

Clock Distribution Network ................................................................................................................................. 2-6

Primary Clock Sources.............................................................................................................................. 2-6

Secondary Clock Sources......................................................................................................................... 2-7

Clock Routing............................................................................................................................................ 2-8

sysCLOCK Phase Locked Loops (PLLs) .................................................................................................. 2-9

Dynamic Clock Select (DCS) ........................................................................................................................... 2-11

sysMEM Memory ............................................................................................................................................. 2-11

sysMEM Memory Block........................................................................................................................... 2-11

Bus Size Matching .................................................................................................................................. 2-12

RAM Initialization and ROM Operation ................................................................................................... 2-12

Memory Cascading ................................................................................................................................. 2-12

Single, Dual and Pseudo-Dual Port Modes............................................................................................. 2-12

Memory Core Reset ................................................................................................................................ 2-13

EBR Asynchronous Reset....................................................................................................................... 2-14

Programmable I/O Cells (PICs)........................................................................................................................ 2-14

PIO .......................................................................................................................................................... 2-16

DDR Memory Support...................................................................................................................................... 2-20

DLL Calibrated DQS Delay Block ........................................................................................................... 2-20

Polarity Control Logic .............................................................................................................................. 2-22

sysIO Buffer ..................................................................................................................................................... 2-22

Hot Socketing.......................................................................................................................................... 2-25

Sleep Mode ...................................................................................................................................................... 2-25

SLEEPN Pin Characteristics ................................................................................................................... 2-26

Configuration and Testing ................................................................................................................................ 2-26

IEEE 1149.1-Compliant Boundary Scan Testability................................................................................ 2-26

Device Configuration............................................................................................................................... 2-26

Internal Logic Analyzer Capability (ispTRACY)....................................................................................... 2-27

Oscillator ................................................................................................................................................. 2-27

Density Shifting ................................................................................................................................................ 2-28

DC and Switching Characteristics

Absolute Maximum Ratings ............................................................................................................................... 3-1

Recommended Operating Conditions ................................................................................................................ 3-1

Hot Socketing Specifications.............................................................................................................................. 3-2

DC Electrical Characteristics.............................................................................................................................. 3-3

Supply Current (Sleep Mode)............................................................................................................................. 3-3

Supply Current (Standby)................................................................................................................................... 3-4

Initialization Supply Current ............................................................................................................................... 3-5

Programming and Erase Flash Supply Current ................................................................................................. 3-6

sysIO Recommended Operating Conditions...................................................................................................... 3-7

or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

www.latticesemi.com

Lattice Semiconductor

Table of Contents

LatticeXP Family Handbook

sysIO Single-Ended DC Electrical Characteristics............................................................................................. 3-8

sysIO Differential Electrical Characteristics ....................................................................................................... 3-9

LVDS......................................................................................................................................................... 3-9

Differential HSTL and SSTL............................................................................................................................. 3-10

LVDS25E ................................................................................................................................................ 3-10

BLVDS .................................................................................................................................................... 3-10

LVPECL .................................................................................................................................................. 3-12

RSDS ...................................................................................................................................................... 3-12

Typical Building Block Function Performance.................................................................................................. 3-14

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) ............................................................................... 3-14

Register to Register Performance........................................................................................................... 3-14

Derating Logic Timing ...................................................................................................................................... 3-15

LatticeXP External Switching Characteristics .................................................................................................. 3-16

LatticeXP Internal Timing Parameters ............................................................................................................. 3-18

Timing Diagrams .............................................................................................................................................. 3-20

PFU Timing Diagrams............................................................................................................................. 3-20

EBR Memory Timing Diagrams........................................................................................................................ 3-21

LatticeXP Family Timing Adders ...................................................................................................................... 3-23

sysCLOCK PLL Timing .................................................................................................................................... 3-25

LatticeXP sysCONFIG Port Timing Specifications........................................................................................... 3-26

Flash Download Time ...................................................................................................................................... 3-27

JTAG Port Timing Specifications ..................................................................................................................... 3-27

Switching Test Conditions................................................................................................................................ 3-28

Pinout Information

Signal Descriptions ............................................................................................................................................ 4-1

PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin .................................................... 4-3

Pin Information Summary................................................................................................................................... 4-4

Power Supply and NC Connections................................................................................................................... 4-6

LFXP3 Logic Signal Connections: 100 TQFP .................................................................................................... 4-7

LFXP3 & LFXP6 Logic Signal Connections: 144 TQFP................................................................................... 4-10

LFXP3 & LFXP6 Logic Signal Connections: 208 PQFP .................................................................................. 4-14

LFXP6 & LFXP10 Logic Signal Connections: 256 fpBGA................................................................................ 4-19

LFXP15 & LFXP20 Logic Signal Connections: 256 fpBGA.............................................................................. 4-26

LFXP10, LFXP15 & LFXP20 Logic Signal Connections: 388 fpBGA............................................................... 4-34

LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA.............................................................................. 4-43

Thermal Management ...................................................................................................................................... 4-56

For Further Information ........................................................................................................................... 4-56

Ordering Information

Part Number Description.................................................................................................................................... 5-1

Ordering Information (Contact Factory for Specific Device Availability)............................................................. 5-1

Conventional Packaging ........................................................................................................................... 5-2

Lead-free Packaging ................................................................................................................................. 5-8

Supplemental Information

For Further Information ...................................................................................................................................... 6-1

LatticeXP Family Data Sheet Revision History

Revision History ................................................................................................................................................. 7-1

Section II. LatticeXP Family Technical Notes

LatticeECP/EC and LatticeXP sysIO Usage Guide

Introduction ........................................................................................................................................................ 8-1

sysIO Buffer Overview ....................................................................................................................................... 8-1

Supported sysIO Standards ............................................................................................................................... 8-1

sysIO Banking Scheme...................................................................................................................................... 8-2

CCIO

(1.2V/1.5V/1.8V/2.5V/3.3V) ............................................................................................................ 8-3

Lattice Semiconductor

Table of Contents

LatticeXP Family Handbook

CCAUX

(3.3V) ........................................................................................................................................... 8-3

CCJ

(1.2V/1.5V/1.8V/2.5V/3.3V).............................................................................................................. 8-3

Input Reference Voltage (V

REF1,

REF2

)................................................................................................... 8-3

REF1

for DDR Memory Interface ............................................................................................................. 8-3

Mixed Voltage Support in a Bank.............................................................................................................. 8-4

sysIO Standards Supported in Each Bank......................................................................................................... 8-5

LVCMOS Buffer Configurations ......................................................................................................................... 8-5

Programmable Pull-up/Pull-Down/Buskeeper........................................................................................... 8-5

Programmable Drive ................................................................................................................................. 8-5

Programmable Slew Rate ......................................................................................................................... 8-7

Open Drain Control ................................................................................................................................... 8-7

Differential SSTL and HSTL Support ................................................................................................................. 8-7

PCI Support with Programmable PCICLAMP .................................................................................................... 8-7

5V Interface with PCI Clamp Diode.................................................................................................................... 8-8

Programmable Input Delay ................................................................................................................................ 8-9

Software sysIO Attributes................................................................................................................................... 8-9

IO_TYPE ................................................................................................................................................... 8-9

OPENDRAIN........................................................................................................................................... 8-10

DRIVE ..................................................................................................................................................... 8-10

PULLMODE ............................................................................................................................................ 8-11

PCICLAMP.............................................................................................................................................. 8-11

SLEWRATE ............................................................................................................................................ 8-11

FIXEDDELAY.......................................................................................................................................... 8-11

DIN/DOUT............................................................................................................................................... 8-11

LOC......................................................................................................................................................... 8-12

Design Considerations and Usage................................................................................................................... 8-12

Banking Rules ......................................................................................................................................... 8-12

Differential I/O Rules ............................................................................................................................... 8-12

Assigning V

REF

/ V

REF

Groups for Referenced Inputs............................................................................. 8-12

Differential I/O Implementation......................................................................................................................... 8-13

LVDS....................................................................................................................................................... 8-13

BLVDS .................................................................................................................................................... 8-13

RSDS ...................................................................................................................................................... 8-13

LVPECL .................................................................................................................................................. 8-13

Differential SSTL and HSTL.................................................................................................................... 8-13

Technical Support Assistance.......................................................................................................................... 8-13

Appendix A. HDL Attributes for Synplify

and Precision

RTL Synthesis ........................................................ 8-15

VHDL Synplify/Precision RTL Synthesis.......................................................................................................... 8-15

Syntax ..................................................................................................................................................... 8-15

Examples ................................................................................................................................................ 8-15

Verilog for Synplify ........................................................................................................................................... 8-18

Syntax ..................................................................................................................................................... 8-18

Examples ................................................................................................................................................ 8-18

Verilog for Precision RTL Synthesis................................................................................................................. 8-20

Syntax ..................................................................................................................................................... 8-20

Example .................................................................................................................................................. 8-20

Appendix B. sysIO Attributes Using Preference Editor User Interface............................................................. 8-22

Appendix C. sysIO Attributes Using Preference File (ASCII File) .................................................................... 8-23

IOBUF ..................................................................................................................................................... 8-23

LOCATE.................................................................................................................................................. 8-23

USE DIN CELL........................................................................................................................................ 8-24

USE DOUT CELL.................................................................................................................................... 8-24

PGROUP VREF ...................................................................................................................................... 8-24

Lattice Semiconductor

Memory Usage Guide for LatticeECP/EC and LatticeXP Devices

Table of Contents

LatticeXP Family Handbook

Introduction ........................................................................................................................................................ 9-1

Memories in LatticeECP/EC and LatticeXP Devices ......................................................................................... 9-1

Utilizing IPexpress.............................................................................................................................................. 9-3

IPexpress Flow.......................................................................................................................................... 9-3

Memory Modules................................................................................................................................................ 9-7

Single Port RAM (RAM_DQ) – EBR Based .............................................................................................. 9-7

True Dual Port RAM (RAM_DP_TRUE) – EBR Based ........................................................................... 9-13

Pseudo Dual Port RAM (RAM_DP) – EBR-Based.................................................................................. 9-22

Read Only Memory (ROM) – EBR Based............................................................................................... 9-25

First In First Out (FIFO, FIFO_DC) – EBR Based................................................................................... 9-28

Distributed Single Port RAM (Distributed_SPRAM) – PFU Based.......................................................... 9-44

Distributed Dual Port RAM (Distributed_DPRAM) – PFU Based ............................................................ 9-46

Distributed ROM (Distributed_ROM) – PFU Based ................................................................................ 9-49

Initializing Memory ........................................................................................................................................... 9-51

Initialization File Format .......................................................................................................................... 9-51

Technical Support Assistance.......................................................................................................................... 9-53

Revision History ............................................................................................................................................... 9-53

Appendix A. Attribute Definitions...................................................................................................................... 9-54

DATA_WIDTH......................................................................................................................................... 9-54

REGMODE.............................................................................................................................................. 9-54

RESETMODE ......................................................................................................................................... 9-54

CSDECODE............................................................................................................................................ 9-54

WRITEMODE.......................................................................................................................................... 9-54

GSR ........................................................................................................................................................ 9-54

LatticeECP/EC and LatticeXP DDR Usage Guide

Introduction ...................................................................................................................................................... 10-1

DDR SDRAM Interfaces Overview................................................................................................................... 10-1

Implementing DDR Memory Interfaces with the LatticeECP/EC Devices........................................................ 10-2

DQS Grouping......................................................................................................................................... 10-2

DDR Software Primitives......................................................................................................................... 10-5

Memory Read Implementation ................................................................................................................ 10-9

Data Read Critical Path......................................................................................................................... 10-12

DQS Postamble .................................................................................................................................... 10-13

Memory Write Implementation .............................................................................................................. 10-14

Design Rules/Guidelines....................................................................................................................... 10-16

QDR II Interface .................................................................................................................................... 10-17

FCRAM (Fast Cycle Random Access Memory) Interface..................................................................... 10-17

Generic High Speed DDR Implementation .................................................................................................... 10-17

Board Design Guidelines ............................................................................................................................... 10-17

References..................................................................................................................................................... 10-18

Technical Support Assistance........................................................................................................................ 10-18

Revision History ............................................................................................................................................. 10-18

Appendix A. Using IPexpress™ to Generate DDR Modules.......................................................................... 10-19

DDR Generic......................................................................................................................................... 10-19

DDR Memory Interface ......................................................................................................................... 10-20

Appendix B. Verilog Example for DDR Input and Output Modules ................................................................ 10-21

Appendix C. VHDL Example for DDR Input and Output Modules.................................................................. 10-24

Appendix D. Generic (Non-Memory) High-Speed DDR Interface .................................................................. 10-29

VHDL Implementation ........................................................................................................................... 10-29

Verilog Example .................................................................................................................................... 10-31

Preference File...................................................................................................................................... 10-32

Appendix E. List of Compatible DDR SDRAM ............................................................................................... 10-33

Appendix F. DDR400 Interface using the LatticeEC Evaluation Board.......................................................... 10-36

zigbee时间片怎么修改: 谢谢 zigbee时间片怎么修改 ...; 空空小道人 RF/无线

Altium Designer 怎么开窗？: 在PCBLayout的时候经常听到别人说开窗，什么是开窗，开窗有什么用，怎么开窗？今天就来看一下P...; qwqwqw2088 PCB设计

天线的主要特性（转贴）: 天线的主要特性微波中继通信属于无线通信方式，其无线电波的收和发是由天线来完成的。即微波发信机输...; JasonYoo RF/无线

东芝光继电器评测——交流特性测试: 之前评测了光继电器TLP3547F的直流负载特性，今天来看一下其在交流负载下的特性测试条...; tianshuihu 东芝光电继电器TLP3547评测

飞思卡尔MC9S12XS128单片机开发板例程: 今年做的飞思卡尔智能车比赛，板子是官方赠给我们学校的，到网上找MC9S12XS128单片机的资...; wisology NXP MCU

上下拉电阻的作用？: 上下拉电阻的作用是什么？不仅仅是在集电极或者射击输出这样的输出电路结构上，在串口通信电路中和外围电...; 乱世煮酒论天下模拟电子

Buck变换器的EMC分析

开关电源通过改变开关器件的导通比来有效地控制输出电压和电流的大小。通常它在几十kHz以上的开关频率下工作，当开关导通时，它将流过浪涌电流Cdv/dt；当开关断开时，其两端将会产生浪涌电压Ldi/dt，形成较强的电磁骚扰源。随着半导体开关器件的不断发展，开关频率将提高到MHz数量级，使电磁骚扰更加严重。因此，必须采用相应的措施，加强开关电源的电磁兼容性（EMC）。电磁兼容性是指在不损失有用信号所...[详细]
车用电控设备（50w）散热器的设计与测试

　　 0 引言　　近年来，电子技术在汽车，特别是新能源汽车上得到了广泛应用和迅猛发展。同时，人们对汽车功能要求的不断增多，使得汽车电器设备的集成度也越来越高，汽车电器设备的功能集成化。大功率。小型化是汽车电子未来的发展方向。　　随着电子产品轻薄小型化。高性能化.IC器件高集成化的发展，电子设备产生的热量使内部温度迅速上升，如果不及时将该热量散发，设备会继续升温，器件就会因过热而失效，...[详细]
2016年上半全球智能机AP销售百亿美金展讯、海思双位数增长

集微网消息，研究机构Strategy Analytics统计数据显示，2016年上半智能型手机应用处理器(AP)销售微幅增长，展讯、海思半导体(Hisilicon)、联发科、三星LSI上半年初货量都写下两位数成长的佳绩。根据Strategy Analytics数据，2016年上半全球智能型手机AP销售增加3%，达到100亿美元。高通、联发科、苹果、三星LSI(Samsung LSI...[详细]
数字多用表基本量程的切换

由MC14433构成的3 1/2自动量程数字多用表，可利用CD4066型模拟开关来切换基准电压，以改变仪表的基本量程，电路如图所示。当UC1=1时，UREF1=2.000V，基本量程UM=2V。若UC2＝1，则UREF2＝200.0MV，UM=200MV。RP1、RP2分别为UREF2、UREF1的校准电位器，MC1403为2.5V基准电压源。上述量程切换保持同步，并且在改变基准电压的同时还相应改...[详细]
如何利用SCR轻松驱动AC/DC转换器启动？

I.前言过去十年，新装服务器的市场需求增长迅猛，2015到2022年复合年均增长率达到了11%。拉动市场增长的动力主要来自以下几个方面：首先，个人文件无纸化和企业办公数字化进程加快；其次，全球健康危机期间的居家办公，新媒体平台融入个人生活，致使屏幕使用时间大幅增加；最后，随着人工智能的兴起和普及，这个市场将继续保持高速增长。在这个背景下，给服务器设计开关电源殊为不易，主要是处...[详细]
从校园毕业到车间上岗 “机器换人”的最后一堂课

目前中国国内中东部发达地区人口红利在逐渐减少，国内的中小制造企业纷纷关注自动化设备的更新，机器人焊接／搬运／打磨势在必行，机器换人就成了很现实的问题。那么谁来操作自动化的机器人设备呢？机器人操作人才的缺口成为了目前国内企业机器换人的瓶颈，短板。机器人技工操作现场现有的中小企业传统技工的技能水平停留在手工阶段，机器换人之前首先要说说工业机器人与传统技工的比较：一个焊接机器人在8小时内...[详细]
紫光盖全球最大3DNAND厂,暂时不涉足DRAM

大陆紫光集团在2016年终正式宣布投资总额高达240亿美元，在武汉东湖高新区兴建全球单一最大3D储存型快闪存储器（NAND Flash）厂，为全球存储器市场投下一颗震撼弹。半导体设备业透露，紫光集团由旗下长江存储公司负责推动这项计画。紫光集团暨长江存储董事长赵伟国甚至将这项投资案，等同辽宁号航空母舰出海试航，是中国大陆存储器产业从零突破的开端，也创下由国家战略推动、地方大力支持、企业市场化运作...[详细]
在ARM 中 GPIO的设置方法

//LPC2103，周立功公司的ARM产品。 //在此处，每行未，使用了一个反斜，表示，上下行 //为一个整体，这样写方便修改和理解，设定。 //没写完，要注意。以后，多引用这种方法。 // PINSEL1 = PINSEL1 & (~(0x03 2)|~(0x3 4)|~(0x3 6));//错误置0用&而不是用或的 PINSEL1 = ( PINSEL1 ...[详细]
长沙市经信委领导莅临耐普恩考察

　　7月14日，长沙市经信委党委委员、工会主任欧卫兵、运行监测协调处副处长彭秋桂来我司进行考察，董事长黄浩宇、副总经理吴震宇接待。　　欧主任一行在参观车间并听取了黄总对超级电容器产业和公司情况汇报后，与我司领导进行了深入探讨，欧主任对超级电容器的广泛应用前景给予了高度肯定。对公司的长远发展提出了很多建设性意见，希望我司发挥主体作用、夯实基础、做好顶层设计，奠定可持续发展根基。并期望耐...[详细]
台湾IC业一季度产值衰退一成

据工研院产业经济与趋势研究中心（IEK）统计，第1季台湾整体IC业产值比前一季衰退一成，预估第2季将较首季略增0.4%，其中又以IC设计业表现最佳，将季成长一成。以各IC相关厂商的第2季财测来看，晶圆代工龙头台积电（2330）本季营收将季减8%至9%，联电和日月光本季趋于持平，联发科则是季增8%以内，瑞昱亦将较上季微增，联咏本季营收季增率也在5%至9%，主要大厂的成长幅度都不会太高。据IEK...[详细]
再也不用随身带驾照了英国把驾照放在手机里了

英国交通管理局（DVLA，The Driver and Vehicle Licensing Agency）制定一个新计划，2018年它要为司机提供数字驾照，通过智能手机就可以查看。 DVLA制定了2017年业务发展方案，新计划出现在方案中。按照构想，通过可信的第三方机构，用户可以分享、验证信息。请注意，英国暂时不打算用数字驾照直接替代传统驾照。 DVLA的目标是用数字驾照打造更快、更方便、更...[详细]
纳米机器人在医疗行业应用中大放光彩

（文章来源：工人日报）距把芯片植入大脑连接手机之后，美国科学家近日又宣布了一项重大技术突破：借助光声断层成像技术，实时控制纳米机器人，让它们准确抵达人体某个部位，进而让纳米机器人实现药物递送，或进行智能微手术。一般人只知道纳米技术很神奇，但却难以想象这次突破到底有多厉害。在科学家眼里，这次突破蕴含着纳米机器人的一次巨大进步。因为在科技领域有种说法，就是没有任何一项革新技术比纳米机器...[详细]
VR技术占领车展，奔驰发布会玩出新高度

以前从来没想过会有一天，以媒体的身份参加一场汽车发布会，因为跟自己关注的行业基本八杆子都打不着。但是，自从越来越多的传统行业和 VR 结合，原本两条平行线也有了交叉点。近日，笔者受邀参加了位于苏州的梅赛德斯苏州新车发布会，而会上，除了酷炫的新车之外，在6大主题区域中，智慧先锋区的VR成为现场的一大亮点，不仅有VR模拟开车体验，现场还有一个和车完全毫不相关的VR体验——《VR姑苏城》，成功吸...[详细]
阿里的野心： YunOS赋予汽车神奇能力？

互联网汽车的概念早已有之，国内外互联网巨头也已经在纷纷布局，我们知道，在国内，BAT都有着自身的车联网布局，百度也推出了第三方车服务生活平台My Car，也在持续推进“无人驾驶”汽车，腾讯去年推出的“腾讯车联开放平台”，乐视拿出了新能源汽车，苹果、谷歌、特斯拉等都在研发无人驾驶，以及谷歌的Android auto和苹果的carplay，人们对互联网汽车概念都已经听到烂熟，但究竟什么是互联网...[详细]
Sensirion 推出迄今极具成本效益的温度传感器

STS4L 是 Sensirion STS4x 温度传感器系列的最新产品，是成本和尺寸敏感型应用的理想解决方案。其精度规格经过调整，可保证一流的性能和业界领先的交货时间。瑞士施泰法——STS4L 是一款全数字、高性价比温度传感器，专为成本和尺寸敏感型应用而设计，精度可达 ±0.4°C。其信号处理功能得以加强，拥有三个不同的 I²C 地址和高达 1 MHz 的通信速度。 STS4L ...[详细]