SiT9121
1-220 MHz High Performance Differential Oscillator
The Smart Timing Choice
Features
Applications
Any frequency between 1 MHz and 220 MHz accurate to 6 decimal
places
LVPECL and LVDS output signaling types
0.6ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
Frequency stability as low as ±10 ppm
Industrial and extended commercial temperature ranges
Industry-standard packages: 3.2x2.5, 5.0x3.2 and 7.0x5.0 mmxmm
For frequencies higher than 220 MHz, refer to SiT9122 datasheet
10GB Ethernet, SONET, SATA, SAS, Fibre Channel,
PCI-Express
Telecom, networking, instrumentation, storage, servers
Electrical Characteristics
Parameter and Conditions
Supply Voltage
Symbol
Vdd
Min.
Typ.
Max.
Unit
Condition
LVPECL and LVDS, Common Electrical Characteristics
2.97
2.25
2.25
Output Frequency Range
Frequency Stability
f
F_stab
1
-10
-20
-25
-50
First Year Aging
10-year Aging
Operating Temperature Range
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
F_aging1
F_aging10
T_use
VIH
VIL
Z_in
-2
-5
-40
-20
70%
–
–
2
Start-up Time
Resume Time
Duty Cycle
T_start
T_resume
DC
–
–
45
3.3
2.5
–
–
–
–
–
–
–
–
–
–
–
–
100
–
6
6
–
3.63
2.75
3.63
220
+10
+20
+25
+50
+2
+5
+85
+70
–
30%
250
–
10
10
55
V
V
V
MHz
ppm
ppm
ppm
ppm
ppm
ppm
°C
°C
Vdd
Vdd
kΩ
MΩ
ms
ms
%
25°C
25°C
Industrial
Extended Commercial
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum value.
In Standby mode, measured from the time
ST
pin
crosses 50% threshold.
Contact SiTime for tighter duty cycle
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, and load variations
Termination schemes in Figures 1 and 2 - XX ordering code
LVPECL, DC and AC Characteristics
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Standby Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
OE Enable/Disable Time
RMS Period Jitter
Idd
I_OE
I_leak
I_std
I_driver
VOH
VOL
V_Swing
Tr, Tf
T_oe
T_jitt
–
–
–
–
–
Vdd-1.1
Vdd-1.9
1.2
–
–
–
–
–
–
61
–
–
–
–
–
–
1.6
300
–
1.2
1.2
1.2
0.6
69
35
1
100
30
Vdd-0.7
Vdd-1.5
2.0
700
115
1.7
1.7
1.7
0.85
mA
mA
µA
µA
mA
V
V
V
ps
ns
ps
ps
ps
ps
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
ST
= Low, for all Vdds
Maximum average current drawn from OUT+ or OUT-
See Figure 1(a)
See Figure 1(a)
See Figure 1(b)
20% to 80%, see Figure 1(a)
f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, VDD = 3.3V or 2.5V
f = 212.5 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdds
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
See Figure 2
RMS Phase Jitter (random)
T_phj
LVDS, DC and AC Characteristics
Current Consumption
OE Disable Supply Current
Differential Output Voltage
Idd
I_OE
VOD
–
–
250
47
–
350
55
35
450
mA
mA
mV
SiTime Corporation
Rev. 1.07
990 Almanor Avenue, Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised January 4, 2016
SiT9121
1-220 MHz High Performance Differential Oscillator
The Smart Timing Choice
Electrical Characteristics
(continued)
Parameter and Conditions
Output Disable Leakage Current
Standby Current
VOD Magnitude Change
Offset Voltage
VOS Magnitude Change
Rise/Fall Time
OE Enable/Disable Time
RMS Period Jitter
Symbol
I_leak
I_std
∆VOD
VOS
∆VOS
Tr, Tf
T_oe
T_jitt
Min.
Typ.
Max.
Unit
µA
µA
mV
V
mV
ps
ns
ps
ps
ps
ps
Condition
LVDS, DC and AC Characteristics (continued)
–
–
–
1.125
–
–
–
–
–
–
–
–
–
–
1.2
–
495
–
1.2
1.2
1.2
0.6
1
100
50
1.375
50
700
115
1.7
1.7
1.7
0.85
OE = Low
ST
= Low, for all Vdds
See Figure 2
See Figure 2
See Figure 2
20% to 80%, see Figure 2
f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, VDD = 3.3V or 2.5V
f = 212.5 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdds
RMS Phase Jitter (random)
T_phj
Pin Description
Pin
Map
OE
1
ST
Input
Input
Functionality
H or Open: specified frequency output
L: output is high impedance
H or Open: specified frequency output
L: Device goes to sleep mode. Supply current reduces to
I_std.
No Connect; Leave it floating or connect to GND for better
heat dissipation
VDD Power Supply Ground
Oscillator output
Complementary oscillator output
Power supply voltage
Top View
OE/ST
NC
GND
1
6
VDD
OUT-
OUT+
2
3
4
5
6
NC
GND
OUT+
OUT-
VDD
NA
Power
Output
Output
Power
2
5
3
4
Absolute Maximum
Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of
the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.
Parameter
Storage Temperature
VDD
Electrostatic Discharge (HBM)
Soldering Temperature (follow standard Pb free soldering guidelines)
Min.
-65
-0.5
–
–
Max.
150
4
2000
260
Unit
°C
V
V
°C
Thermal Consideration
θ
JA, 4 Layer Board
Package
7050, 6-pin
5032, 6-pin
3225, 6-pin
(°C/W)
142
97
109
θ
JC, Bottom
(°C/W)
27
20
20
Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Moisture Sensitivity Level
Condition/Test Method
MIL-STD-883F, Method 2002
MIL-STD-883F, Method 2007
JESD22, Method A104
MIL-STD-883F, Method 2003
MSL1 @ 260°C
Rev. 1.07
Page 2 of 8
www.sitime.com
SiT9121
1-220 MHz High Performance Differential Oscillator
The Smart Timing Choice
Waveform Diagrams
OUT-
80%
80%
20%
OUT+
20%
VOH
Tr
VOL
Tf
GND
Figure 1(a). LVPECL Voltage Levels per Differential Pin (OUT+/OUT-)
V _ S w in g
0 V
t
Figure 1(b). LVPECL Voltage Levels Across Differential Pair
OUT-
80%
VOD
80%
20%
OUT+
20%
VOS
Tr
GND
Tf
Figure 2. LVDS Voltage Levels per Differential Pin (OUT+/OUT-)
Rev. 1.07
Page 3 of 8
www.sitime.com
SiT9121
1-220 MHz High Performance Differential Oscillator
The Smart Timing Choice
Termination Diagrams
LVPECL:
VDD
OUT+
L V P E C L D riv e r
OUT-
Z0 = 50
Ω
50
Ω
50
Ω
Z0 = 50
Ω
D+
Receiver Device
D-
VTT = VDD – 2.0 V
Figure 3. LVPECL Typical Termination
VDD
OUT+
LVPECL Driver
VDD= 3.3V => R1 = 100 to 150
Ω
VDD= 2.5V => R1 = 75
Ω
100 nF
D+
Receiver Device
100 nF
Z0 = 50
Ω
OUT-
R1
R1
Z0 = 50
Ω
50
Ω
50
Ω
D-
VTT
Figure 4. LVPECL AC Coupled Termination
VDD = 3.3V => R1 = R3 = 133
Ω
and
R2 = R4 = 82
Ω
VDD = 2.5V => R1 = R3 = 250
Ω
and
R2 = R4 = 62.5
Ω
VDD
OUT+
LVPECL Driver
OUT-
Z0 = 50
Ω
R2
R4
Z0 = 50
Ω
VDD
R1
R3
D+
Receiver Device
D-
Figure 5. LVPECL with Thevenin Typical Termination
Rev. 1.07
Page 4 of 8
www.sitime.com
SiT9121
1-220 MHz High Performance Differential Oscillator
The Smart Timing Choice
LVDS:
VDD
OUT+
LVDS Driver
OUT-
Z0 = 50
Ω
100
Ω
Z0 = 50
Ω
D+
Receiver Device
D-
Figure 6. LVDS Single Termination (Load Terminated)
Rev. 1.07
Page 5 of 8
www.sitime.com
微控制器 MCU
