首页 > 器件类别 > 逻辑 > 逻辑

SN74LVC1G34YZVR

LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, BGA4, GREEN, DSBGA-4

器件类别:逻辑    逻辑   

厂商名称:Rochester Electronics

厂商官网:https://www.rocelec.com/

器件标准:  

下载文档
SN74LVC1G34YZVR 在线购买

供应商:

器件:SN74LVC1G34YZVR

价格:-

最低购买:-

库存:点击查看

点击购买

器件参数
参数名称
属性值
是否无铅
不含铅
是否Rohs认证
符合
厂商名称
Rochester Electronics
零件包装代码
BGA
包装说明
GREEN, DSBGA-4
针数
4
Reach Compliance Code
unknown
系列
LVC/LCX/Z
JESD-30 代码
S-XBGA-B4
JESD-609代码
e1
长度
0.9 mm
逻辑集成电路类型
BUFFER
湿度敏感等级
1
功能数量
1
输入次数
1
端子数量
4
最高工作温度
85 °C
最低工作温度
-40 °C
输出特性
3-STATE
封装主体材料
UNSPECIFIED
封装代码
VFBGA
封装形状
SQUARE
封装形式
GRID ARRAY, VERY THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度)
260
传播延迟(tpd)
9.9 ns
座面最大高度
0.5 mm
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
1.65 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
TIN SILVER COPPER
端子形式
BALL
端子节距
0.5 mm
端子位置
BOTTOM
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
0.9 mm
文档预览
D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
SN74LVC1G34
SINGLE BUFFER GATE
www.ti.com
SCES519F – DECEMBER 2003 – REVISED OCTOBER 2005
FEATURES
Available in the Texas Instruments
NanoStar™ and NanoFree™ Packages
Supports 5-V V
CC
Operation
Inputs Accept Voltages to 5.5 V
Max t
pd
of 3.5 ns at 3.3 V
Low Power Consumption, 1-µA Max I
CC
±24-mA
Output Drive at 3.3 V
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DRL PACKAGE
(TOP VIEW)
DBV PACKAGE
(TOP VIEW)
DCK PACKAGE
(TOP VIEW)
NC
A
GND
1
5
V
CC
NC
A
1
2
3
5
V
CC
NC
A
1
2
3
5
V
CC
Y
2
GND
4
4
Y
GND
4
3
Y
YEA, YEP, YZA, OR YZP PACKAGE
(BOTTOM VIEW)
YZV PACKAGE
(BOTTOM VIEW)
GND
A
DNU
3 4
2
1 5
Y
V
CC
GND
A
2 3
1 4
Y
V
CC
DNU − Do not use
See mechanical drawings for dimensions.
DESCRIPTION/ORDERING INFORMATION
This single buffer gate is designed for 1.65-V to 5.5-V V
CC
operation. The SN74LVC1G34 performs the Boolean
function Y = A in positive logic.
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoStar, NanoFree are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2003–2005, Texas Instruments Incorporated
SN74LVC1G34
SINGLE BUFFER GATE
SCES519F – DECEMBER 2003 – REVISED OCTOBER 2005
www.ti.com
ORDERING INFORMATION
T
A
PACKAGE
(1)
NanoStar™ – WCSP (DSBGA)
0.23-mm Large Bump – YEP
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZP
(Pb-free)
NanoStar™ – WCSP (DSBGA)
0.23-mm Large Bump – YZV
(Pb-free)
SOT (SOT-23) – DBV
SOT (SC-70) – DCK
SOT (SOT-553) – DRL
(1)
(2)
Reel of 3000
SN74LVC1G34YZPR
____
C9
C34_
ORDERABLE PART NUMBER
SN74LVC1G34YEPR
_ _ _C9_
TOP-SIDE MARKING
(2)
–40°C to 85°C
Reel of 3000
Reel of 3000
Reel of 250
Reel of 3000
Reel of 250
Reel of 4000
SN74LVC1G34YZVR
SN74LVC1G34DBVR
SN74LVC1G34DBVT
SN74LVC1G34DCKR
SN74LVC1G34DCKT
SN74LVC1G34DRLR
C9_
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site.
YEA/YEP, YZA/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one
following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb,
= Pb-free).
YZV: The actual top-side marking is on two lines. Line 1 has four characters to denote year, month, day, and assembly/test site. Line 2
has two characters which show the family and function code. Pin 1 identifier indicates solder-bump composition (1 = SnPb,
= Pb-free).
FUNCTION TABLE
INPUT
A
H
L
OUTPUT
Y
H
L
LOGIC DIAGRAM (POSITIVE LOGIC)
(DBV, DCK, DRL, YEA, YEP, YZA, and YZP Package)
A
2
4
Y
LOGIC DIAGRAM (POSITIVE LOGIC)
(YZV Package)
A
1
3
Y
2
www.ti.com
SN74LVC1G34
SINGLE BUFFER GATE
SCES519F – DECEMBER 2003 – REVISED OCTOBER 2005
Absolute Maximum Ratings
(1)
over operating free-air temperature range (unless otherwise noted)
MIN
V
CC
V
I
V
O
V
O
I
IK
I
OK
I
O
Supply voltage range
Input voltage range
Voltage range applied to any output in the high-impedance or power-off state
(2)
Voltage range applied to any output in the high or low
Input clamp current
Output clamp current
Continuous output current
Continuous current through V
CC
or GND
DBV package
DCK package
θ
JA
Package thermal impedance
(4)
DRL package
YEA/YZA package
YEP/YZP package
YZV package
T
stg
(1)
(2)
(3)
(4)
Storage temperature range
–65
state
(2) (3)
V
I
< 0
V
O
< 0
–0.5
–0.5
–0.5
–0.5
MAX
6.5
6.5
6.5
V
CC
+ 0.5
–50
–50
±50
±100
206
252
142
154
132
116
150
°C
°C/W
UNIT
V
V
V
V
mA
mA
mA
mA
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
The value of V
CC
is provided in the recommended operating conditions table.
The package thermal impedance is calculated in accordance with JESD 51-7.
3
SN74LVC1G34
SINGLE BUFFER GATE
SCES519F – DECEMBER 2003 – REVISED OCTOBER 2005
www.ti.com
Recommended Operating Conditions
(1)
MIN
V
CC
Supply voltage
Operating
Data retention only
V
CC
= 1.65 V to 1.95 V
V
IH
High-level input voltage
V
CC
= 2.3 V to 2.7 V
V
CC
= 3 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
CC
= 1.65 V to 1.95 V
V
IL
Low-level input voltage
V
CC
= 2.3 V to 2.7 V
V
CC
= 3 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
I
V
O
Input voltage
Output voltage
V
CC
= 1.65 V
V
CC
= 2.3 V
I
OH
High-level output current
V
CC
= 3 V
V
CC
= 4.5 V
V
CC
= 1.65 V
V
CC
= 2.3 V
I
OL
Low-level output current
V
CC
= 3 V
V
CC
= 4.5 V
V
CC
= 1.8 V
±
0.15 V, 2.5 V
±
0.2 V
∆t/∆v
T
A
(1)
Input transition rise or fall rate
Operating free-air temperature
V
CC
= 3.3 V
±
0.3 V
V
CC
= 5 V
±
0.5 V
–40
0
0
1.65
1.5
0.65
×
V
CC
1.7
2
0.7
×
V
CC
0.35
×
V
CC
0.7
0.8
0.3
×
V
CC
5.5
V
CC
–4
–8
–16
–24
–32
4
8
16
24
32
20
10
10
85
°C
ns/V
mA
mA
V
V
V
V
MAX
5.5
UNIT
V
All unused inputs of the device must be held at V
CC
or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs,
literature number SCBA004.
4
查看更多>
参数对比
与SN74LVC1G34YZVR相近的元器件有:SN74LVC1G34DBVR、SN74LVC1G34YZPR、SN74LVC1G34DBVT、SN74LVC1G34DCKR、SN74LVC1G34DRLR、SN74LVC1G34YEPR、SN74LVC1G34DCKT。描述及对比如下:
型号 SN74LVC1G34YZVR SN74LVC1G34DBVR SN74LVC1G34YZPR SN74LVC1G34DBVT SN74LVC1G34DCKR SN74LVC1G34DRLR SN74LVC1G34YEPR SN74LVC1G34DCKT
描述 LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, BGA4, GREEN, DSBGA-4 LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, GREEN, PLASTIC, SOT-23, 5 PIN LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, BGA5, GREEN, DSBGA-5 LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, GREEN, PLASTIC, SOT-23, 5 PIN LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, GREEN, PLASTIC, SO-70, 5 PIN LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, GREEN, PLASTIC, SOT-553, 5 PIN LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, BGA5, DSBGA-5 LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, GREEN, PLASTIC, SO-70, 5 PIN
是否无铅 不含铅 不含铅 含铅 不含铅 不含铅 不含铅 不含铅 不含铅
是否Rohs认证 符合 符合 符合 符合 符合 符合 不符合 符合
厂商名称 Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics
零件包装代码 BGA SOT-23 BGA SOT-23 SOIC SOT BGA SOIC
包装说明 GREEN, DSBGA-4 LSSOP, GREEN, DSBGA-5 LSSOP, GREEN, PLASTIC, SO-70, 5 PIN GREEN, PLASTIC, SOT-553, 5 PIN DSBGA-5 GREEN, PLASTIC, SO-70, 5 PIN
针数 4 5 5 5 5 5 5 5
Reach Compliance Code unknown unknown unknown unknow unknow unknow unknow unknow
系列 LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z
JESD-30 代码 S-XBGA-B4 R-PDSO-G5 R-XBGA-B5 R-PDSO-G5 R-PDSO-G5 R-PDSO-F5 R-XBGA-B5 R-PDSO-G5
JESD-609代码 e1 e4 e1 e4 e4 e4 e0 e4
长度 0.9 mm 2.9 mm 1.4 mm 2.9 mm 2 mm 1.6 mm 1.4 mm 2 mm
逻辑集成电路类型 BUFFER BUFFER BUFFER BUFFER BUFFER BUFFER BUFFER BUFFER
湿度敏感等级 1 1 1 1 1 1 1 1
功能数量 1 1 1 1 1 1 1 1
输入次数 1 1 1 1 1 1 1 1
端子数量 4 5 5 5 5 5 5 5
最高工作温度 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
封装主体材料 UNSPECIFIED PLASTIC/EPOXY UNSPECIFIED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY UNSPECIFIED PLASTIC/EPOXY
封装代码 VFBGA LSSOP VFBGA LSSOP TSSOP VSOF VFBGA TSSOP
封装形状 SQUARE RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY, VERY THIN PROFILE, FINE PITCH SMALL OUTLINE, LOW PROFILE, SHRINK PITCH GRID ARRAY, VERY THIN PROFILE, FINE PITCH SMALL OUTLINE, LOW PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE GRID ARRAY, VERY THIN PROFILE, FINE PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度) 260 260 260 260 260 260 260 260
传播延迟(tpd) 9.9 ns 9.9 ns 9.9 ns 9.9 ns 9.9 ns 9.9 ns 9.9 ns 9.9 ns
座面最大高度 0.5 mm 1.45 mm 0.5 mm 1.45 mm 1.1 mm 0.6 mm 0.5 mm 1.1 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 1.8 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
端子面层 TIN SILVER COPPER NICKEL PALLADIUM GOLD TIN SILVER COPPER NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD TIN LEAD NICKEL PALLADIUM GOLD
端子形式 BALL GULL WING BALL GULL WING GULL WING FLAT BALL GULL WING
端子节距 0.5 mm 0.95 mm 0.5 mm 0.95 mm 0.65 mm 0.5 mm 0.5 mm 0.65 mm
端子位置 BOTTOM DUAL BOTTOM DUAL DUAL DUAL BOTTOM DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
宽度 0.9 mm 1.6 mm 0.9 mm 1.6 mm 1.25 mm 1.2 mm 0.9 mm 1.25 mm
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE - 3-STATE
热门器件
热门资源推荐
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消