首页 > 器件类别 > 无线/射频/通信 > 电信电路

W91432

13-MEMORY TONE/PULSE DIALER WITH SAVE FUNCTION

器件类别:无线/射频/通信    电信电路   

厂商名称:Winbond(华邦电子)

厂商官网:http://www.winbond.com.tw

下载文档
器件参数
参数名称
属性值
是否Rohs认证
不符合
Reach Compliance Code
_compli
晶体频率
3.58 MHz
JESD-30 代码
R-PDIP-T18
JESD-609代码
e0
端子数量
18
最高工作温度
70 °C
最低工作温度
-20 °C
封装主体材料
PLASTIC/EPOXY
封装代码
DIP
封装等效代码
DIP18,.3
封装形状
RECTANGULAR
封装形式
IN-LINE
电源
2.5 V
认证状态
Not Qualified
储备
REPERTORY
最大压摆率
1 mA
标称供电电压
2.5 V
表面贴装
NO
技术
CMOS
温度等级
COMMERCIAL
端子面层
Tin/Lead (Sn/Pb)
端子形式
THROUGH-HOLE
端子节距
2.54 mm
端子位置
DUAL
Base Number Matches
1
文档预览
W91430N SERIES
13-MEMORY TONE/PULSE DIALER
WITH SAVE FUNCTION
GENERAL DESCRIPTION
The W91430N series are Si-gate CMOS ICs that provide the necessary signals for either tone or
pulse dialing. The W91430N series features save memory and a 13 by 16 digit automatic dialing
memory.
FEATURES
DTMF/pulse switchable dialer
Two by 32 digit redial and save memory
Three by 16 digit one-touch direct memory
Ten by 16 digit two-touch direct memory
Redial memory cascadable with normal dialing; dialing length is unlimited, but if length oversteps
32-digit the redial function is inhibited
Pulse-to-tone (*/T) keypad for long distance call operation
Uses 5
×
5 keyboard
Easy operation with redial, flash, pause and */T keypads
Flash, pause, P→T (Pulse-to-tone) can be stored as a digit in memory
Dialing rate (10, 20 ppS ) selected by bonding option
On hook debounce time: 150 msec.
Minimum tone output duration: 93 msec.
Minimum intertone pause: 93 msec.
Flash break time (73, 100, 300, 600 msec.) selectable by keypad; pause time is 1 sec.
On-chip power-on reset
Uses 3.579545 MHz crystal or ceramic resonator
Packaged in 18-pin plastic DIP
The different dialers in the W91430N series are shown in the following table:
TYPE NO.
W91432N
REPLACEMENT
TYPE NO.
W91432
W91444
W91446
W91447
W91445
W91434G
W91435G
W91433
PULSE
(ppS)
10
FLASH
(mS)
600/300/73/100
PAUSE
(S)
3.6
M/B
Pin
W91433N
20
600/300/73/100
3.6
Pin
-1-
Publication Release Date: May 1997
Revision A3
W91430N SERIES
PIN CONFIGURATION
C1
C2
C3
C4
C5
VSS
XT
XT
T/P MUTE
1
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
10
R4
R3
R2
R1
VDD
MODE
DTMF
DP
HKS
PIN DESCRIPTION
SYMBOL
Column-
Row
Inputs
PIN
1−5
&
15−18
I
I/O
FUNCTION
The keyboard inputs may be used with either a standard 5
×
5
keyboard or an inexpensive single contact (Form A) keyborad.
Electronic input from a
µC
can also be used.
A valid key in is defined as a single row being connected to a single
column.
I, O
O
A built-in inverter provides oscillation with an inexpensive 3.579545
MHz crystal or ceramic resonator.
The T/P MUTE is a conventional CMOS N-channel open drain output.
The output transistor is switched on during dialing sequence and flash
break time. Otherwise, it is switched off.
13
I
Pulling mode pin to V
SS
places the dialer in tone mode.
Pulling mode pin to V
DD
places the dialer in pulse mode with M/B ratio
40:60
(20 ppS only for W91433N and 10 ppS for the others, M/B = 40:60).
Floating mode pin places the dialer in pulse mode with M/B ratio 33:67
(20 ppS only for W91433N and 10 ppS for the others).
XT, XT
T/P
MUTE
MODE
7, 8
9
-2-
W91430N SERIES
Pin Description, continued
SYMBOL
HKS
PIN
10
I/O
I
Hook switch input.
FUNCTION
HKS = V
DD
: On-hook state. Chip in sleeping mode, no operation.
HKS = V
SS
: Off-hook state. Chip is enabled for normal operation.
HKS pin is pulled to V
DD
by internal resistor.
DP
11
O
N-channel open drain dialing pulse output.
Flash key will cause DP to be active in either tone mode or pulse
mode.
The timing diagram in pulse mode is shown in Figure 1(a, b, c).
V
DD
, V
SS
DTMF
14, 6
12
I
O
Power input pins.
In pulse mode, this pin remains in low state at all time.
In the tone mode, it will output a dual or single tone.
Detailed timing diagram for tone mode is shown in
Figure 2(a, b, c).
Output Frequency
Specified
R1
R2
R3
R4
C1
C2
C3
697
770
852
941
1209
1336
1477
Actual
699
766
848
948
1216
1332
1472
Error %
+0.28
-0.52
-0.47
+0.74
+0.57
-0.30
-0.34
-3-
Publication Release Date: May 1997
Revision A3
W91430N SERIES
BLOCK DIAGRAM
XT
XT
SYSTEM CLOCK
GENERATOR
HKS
ROW
(R1 to R4, Vx)
KEYBOARD
INTERFACE
COLUMN
(C1 to C5)
LOCATION
LATCH
READ/WRITE
COUNTER
CONTROL
LOGIC
MODE
RAM
PULSE
CONTROL
LOGIC
T/P MUTE
DP
DTMF
D/A
CONVERTER
ROW & COLUMN
PROGRAMMABLE
COUNTER
DATA LATCH
& DECODER
FUNCTIONAL DESCRIPTION
Keyboard Operation
C1
1
4
7
∗/T
F1
C2
2
5
8
0
F2
C3
3
6
9
#
F3
C4
S
F4
A
R/P
C5
M1
M2
M3
SAVE
R1
R2
R3
R4
VX
S: Store function key
A: Indirect repertory dialing function key
R/P: Redial and pause function key
SAVE: Save function key
∗/T: ∗
in tone mode and P→T in pulse mode
M1 to M3: One-touch memory
F1, ..., F4: Flash keys, F1 = 600 mS, F2 = 300 mS, F3 = 73 mS, F4 = 100 mS
Note: D1, ..., Dn, D1', ..., Dn': 0, ..., 9, */T, #; Mn: M1, ..., M3; Ln: 0, ..., 9 ; Fn: F1, ..., F4
-4-
W91430N SERIES
Normal Dialing
OFF HOOK
,
D1
,
D2
, ...,
Dn
1. D1, D2,
…,
Dn will be dialed out.
2. Dialing length is unlimited, but redial is inhibited if length oversteps 32 digits in normal dialing.
Redialing
OFF HOOK
,
D1
,
D2
, ...,
Dn
Busy, Come
ON HOOK
,
OFF HOOK
,
R/P
1. The redial memory content will be dialed out.
2. The
R/P
key can execute the redial function only as the first key-in after off-hook; otherwise,
it executes pause function.
3. If redialing length oversteps 32 digits, the redialing function will be inhibited.
Number Store
OFF HOOK
,
D1
,
D2
, ...,
Dn
,
S
,
S
,
Mn
(or
S
Ln
)
1. If the sequence of the dialed digits D1, D2, ..., Dn has not
finished,
2. D1, D2, ..., Dn will be stored in memory location and dialed out.
OFF HOOK
,
S
,
D1
,
D2
, ...,
Dn
,
S
,
Mn
will be ignored.
(or
Ln
)
3. D1, D2, ..., Dn will be stored in memory location but will not be dialed out.
4.
R/P
and
*/T
keys can be stored as a digit in memory.
is the pause function key;
*/T
is the pulse to tone function key.
In store mode,
R/P
5. The store mode is released after the store function is executed or when the state of the hook
switch is changed.
Repertory Dialing
1.
2.
OFF HOOK
OFF HOOK
,
,
Mn
A
,
Ln
Access Pause
OFF HOOK
,
D1
,
D2
,
R/P
,
D3
, ...,
Dn
1. The pause function can be stored as a digit in memory.
2. The pause function is executed in normal dialing, redial dialing, or memory dialing.
3. A detailed timing diagram for the pause function is shown in Figure 3.
-5-
Publication Release Date: May 1997
Revision A3
查看更多>
参数对比
与W91432相近的元器件有:W91444、W91430N。描述及对比如下:
型号 W91432 W91444 W91430N
描述 13-MEMORY TONE/PULSE DIALER WITH SAVE FUNCTION 13-MEMORY TONE/PULSE DIALER WITH SAVE FUNCTION 13-MEMORY TONE/PULSE DIALER WITH SAVE FUNCTION
是否Rohs认证 不符合 不符合 -
Reach Compliance Code _compli _compli -
晶体频率 3.58 MHz 3.58 MHz -
JESD-30 代码 R-PDIP-T18 R-PDIP-T18 -
JESD-609代码 e0 e0 -
端子数量 18 18 -
最高工作温度 70 °C 70 °C -
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY -
封装代码 DIP DIP -
封装等效代码 DIP18,.3 DIP18,.3 -
封装形状 RECTANGULAR RECTANGULAR -
封装形式 IN-LINE IN-LINE -
电源 2.5 V 2.5 V -
认证状态 Not Qualified Not Qualified -
储备 REPERTORY REPERTORY -
最大压摆率 1 mA 0.001 mA -
标称供电电压 2.5 V 2.5 V -
表面贴装 NO NO -
技术 CMOS CMOS -
温度等级 COMMERCIAL COMMERCIAL -
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
端子形式 THROUGH-HOLE THROUGH-HOLE -
端子节距 2.54 mm 2.54 mm -
端子位置 DUAL DUAL -
Base Number Matches 1 1 -
热门器件
热门资源推荐
器件捷径:
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ
需要登录后才可以下载。
登录取消