NIOS的CF卡应用,包括了软件和硬件,支持多个系列的PFGA文件列表: cf_examples_for_niosforum .........................\readme.txt .........................\software .........................\........\cf_ideutils.c .........................\........\cf_ideutils.h .........................\........\cf_test.c .........................\........\cf_testutils.c .........................\........\ide.h .........................\std_cf_1c20 .........................\...........\button_pio.v .........................\...........\cf.v .........................\...........\connector_pll.bsf .........................\...........\connector_pll.v .........................\...........\cpu.ocp .........................\...........\cpu.v .........................\...........\cpu_jtag_debug_module.v .........................\...........\cpu_jtag_debug_module_wrapper.v .........................\...........\cpu_mult_cell.v .........................\...........\cpu_ociram_default_contents.mif .........................\...........\cpu_test_bench.v .........................\...........\delay_reset_block.bdf .........................\...........\delay_reset_block.bsf .........................\...........\epcs_controller.v .........................\...........\epcs_controller_boot_rom.hex .........................\...........\high_res_timer.v .........................\...........\ic_tag_ram.mif .........................\...........\jtag_uart.v .........................\...........\led_pio.v .........................\...........\reconfig_request_pio.v .........................\...........\reset_counter.bsf .........................\...........\reset_counter.v .........................\...........\rf_ram_a.mif .........................\...........\rf_ram_b.mif .........................\...........\sdram.v .........................\...........\sdram_pll.bsf .........................\...........\sdram_pll.v .........................\...........\sdram_pll_bb.v .........................\...........\sdram_test_component.v .........................\...........\seven_seg_pio.v .........................\...........\standard.bdf .........................\...........\standard.qpf .........................\...........\standard.qsf .........................\...........\standard.sof .........................\...........\std_1c20.bsf .........................\...........\std_1c20.ptf .........................\...........\std_1c20.v .........................\...........\std_1c20_setup_quartus.tcl .........................\...........\sysid.v .........................\...........\sys_clk_timer.v .........................\...........\uart1.v .........................\std_cf_1s40 .........................\...........\button_pio.v .........................\...........\cf.v .........................\...........\cpu.ocp .........................\...........\cpu.v .........................\...........\cpu_jtag_debug_module.v .........................\...........\cpu_jtag_debug_module_wrapper.v .........................\...........\cpu_mult_cell.v .........................\...........\cpu_ociram_default_contents.mif .........................\...........\cpu_test_bench.v .........................\...........\delay_reset_block.bdf .........................\...........\delay_reset_block.bsf .........................\...........\high_res_timer.v .........................\...........\ic_tag_ram.mif .........................\...........\jtag_uart.v .........................\...........\led_pio.v .........................\...........\onchip_ram_64_kbytes.hex .........................\...........\onchip_ram_64_kbytes.v .........................\...........\reconfig_request_pio.v .........................\...........\reset_counter.bsf .........................\...........\reset_counter.v .........................\...........\rf_ram_a.mif .........................\...........\rf_ram_b.mif .........................\...........\sdram.v .........................\...........\sdram_pll.bsf .........................\...........\sdram_pll.v .........................\...........\sdram_pll_bb.v .........................\...........\sdram_test_component.v .........................\...........\seven_seg_pio.v .........................\...........\standard.bdf .........................\...........\standard.pin .........................\...........\standard.qpf .........................\...........\standard.qsf .........................\...........\std_1s40.bsf .........................\...........\std_1s40.ptf .........................\...........\std_1s40.v .........................\...........\std_1s40_setup_quartus.tcl .........................\...........\sysid.v .........................\...........\sys_clk_timer.v .........................\...........\uart1.v .........................\std_cf_2c35 ... ...
-
Verilog RTL编程实践
-
FPGA时序约束
-
领航者ZYNQ开发板视频
-
Verilog HDL数字集成电路设计原理与应用
-
正点原子领航者ZYNQ视频第一期FPGA设计篇
-
赛灵思FPGA开发板图像及其数字处理
-
PIC单片机控制的遥控防盗报警器电路
-
使用ESP8266从NTP服务器获取时间并在OLED显示器上显示
-
带有短路保护系统的5V直流稳压电源电路图
-
如何构建一个触摸传感器电路
-
如何调制IC555振荡器
-
基于ICL296的大电流开关稳压器电源电路
