详细说明：大学vhdl语言实验大全,基于max-plus2平台,内有8-3译码器,8位加法器,数字钟，数码显示，74ls138，8，4位计数器，d，rs触发器，加法器，交通灯等，此原码基于长江大学可编程器件实验箱,如要运行在其他平台上需要重新定义管脚.文件列表: maxshiyan .........\8-3 .........\...\my_83.acf .........\...\my_83.cnf .........\...\my_83.fit .........\...\my_83.hex .........\...\my_83.hif .........\...\my_83.ndb .........\...\my_83.pin .........\...\my_83.pof .........\...\my_83.rpt .........\...\my_83.scf .........\...\my_83.snf .........\...\my_83.sof .........\...\my_83.ttf .........\...\my_83.vhd .........\...\U0943766.DLS .........\...\U4492861.DLS .........\...\U9222888.DLS .........\add8 .........\....\add8(1).cnf .........\....\add8(10).cnf .........\....\add8(11).cnf .........\....\add8(12).cnf .........\....\add8(13).cnf .........\....\add8(2).cnf .........\....\add8(3).cnf .........\....\add8(4).cnf .........\....\add8(5).cnf .........\....\add8(6).cnf .........\....\add8(7).cnf .........\....\add8(8).cnf .........\....\add8(9).cnf .........\....\add8.acf .........\....\add8.cnf .........\....\add8.fit .........\....\add8.gdf .........\....\add8.hex .........\....\add8.hif .........\....\add8.ndb .........\....\add8.pin .........\....\add8.pof .........\....\add8.rpt .........\....\add8.scf .........\....\add8.snf .........\....\add8.sof .........\....\add8.ttf .........\....\choice6(1).cnf .........\....\choice6(2).cnf .........\....\choice6(3).cnf .........\....\choice6(4).cnf .........\....\choice6.acf .........\....\choice6.cnf .........\....\choice6.fit .........\....\choice6.hex .........\....\choice6.hif .........\....\choice6.ndb .........\....\choice6.pin .........\....\choice6.pof .........\....\choice6.rpt .........\....\choice6.scf .........\....\choice6.snf .........\....\choice6.sof .........\....\CHOICE6.sym .........\....\choice6.ttf .........\....\choice6.vhd .........\....\count60.acf .........\....\count60.hif .........\....\count60.vhd .........\....\LIB.DLS .........\....\my_add8(1).cnf .........\....\my_add8(2).cnf .........\....\my_add8(3).cnf .........\....\my_add8(4).cnf .........\....\my_add8(5).cnf .........\....\my_add8(6).cnf .........\....\my_add8(7).cnf .........\....\my_add8(8).cnf .........\....\my_add8.acf .........\....\my_add8.cnf .........\....\my_add8.fit .........\....\my_add8.hex .........\....\my_add8.hif .........\....\MY_ADD8.inc .........\....\my_add8.mmf .........\....\my_add8.ndb .........\....\my_add8.pin .........\....\my_add8.pof .........\....\my_add8.rpt .........\....\my_add8.scf .........\....\my_add8.snf .........\....\my_add8.sof .........\....\MY_ADD8.sym .........\....\my_add8.ttf ... ...
-
Verilog RTL编程实践
-
FPGA时序约束
-
领航者ZYNQ开发板视频
-
Verilog HDL数字集成电路设计原理与应用
-
正点原子领航者ZYNQ视频第一期FPGA设计篇
-
赛灵思FPGA开发板图像及其数字处理
-
PIC单片机控制的遥控防盗报警器电路
-
使用ESP8266从NTP服务器获取时间并在OLED显示器上显示
-
带有短路保护系统的5V直流稳压电源电路图
-
如何构建一个触摸传感器电路
-
如何调制IC555振荡器
-
基于ICL296的大电流开关稳压器电源电路
