型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

5962-9221505MRA

CDIP-20, Tube

器件类别：逻辑    逻辑   

厂商名称：IDT (Integrated Device Technology)

下载文档
参数 预览 参数对比
器件参数
参数名称
属性值
Brand Name
Integrated Device Technology
是否无铅
含铅
是否Rohs认证
不符合
零件包装代码
CDIP
包装说明
DIP, DIP20,.3
针数
20
制造商包装代码
CD20
Reach Compliance Code
not_compliant
系列
FCT
JESD-30 代码
R-GDIP-T20
JESD-609代码
e0
长度
25.3365 mm
负载电容（CL）
50 pF
逻辑集成电路类型
D FLIP-FLOP
最大频率@ Nom-Sup
83300000 Hz
最大I（ol）
0.032 A
湿度敏感等级
1
位数
8
功能数量
1
端子数量
20
最高工作温度
125 °C
最低工作温度
-55 °C
输出极性
TRUE
封装主体材料
CERAMIC, GLASS-SEALED
封装代码
DIP
封装等效代码
DIP20,.3
封装形状
RECTANGULAR
封装形式
IN-LINE
峰值回流温度（摄氏度）
240
电源
5 V
Prop。Delay @ Nom-Sup
6.5 ns
传播延迟（tpd）
6.5 ns
认证状态
Not Qualified
筛选级别
MIL-STD-883
座面最大高度
5.08 mm
最大供电电压 (Vsup)
5.5 V
最小供电电压 (Vsup)
4.5 V
标称供电电压 (Vsup)
5 V
表面贴装
NO
技术
CMOS
温度等级
MILITARY
端子面层
Tin/Lead (Sn/Pb)
端子形式
THROUGH-HOLE
端子节距
2.54 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
NOT SPECIFIED
触发器类型
POSITIVE EDGE
宽度
7.62 mm
Base Number Matches
1
文档预览
IDT54/74FCT273T/AT/CT
FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS
OCTAL D FLIP-FLOP
WITH MASTER RESET
FEATURES:
−
−
−
−
−
−
−
−
−
Std., A, and C speed grades
Low input and output leakage
≤1µ
A (max.)
CMOS power levels
True TTL input and output compatibility
•
V
OH
= 3.3V (typ.)
•
V
OL
= 0.3V (typ.)
High drive outputs (-15mA I
OH
, 48mA I
OL
)
Meets or exceeds JEDEC standard 18 specifications
Military product compliant to MIL-STD-883, Class B and DESC
listed (dual marked)
Power off disable outputs permit “live insertion”
Available in the following packages:
•
Industrial: SOIC, SSOP, QSOP
•
Military: CERDIP, LCC, CERPACK
IDT54/74FCT273T/AT/CT
DESCRIPTION:
The FCT273T is an octal D flip-flop built using an advanced dual metal
CMOS technology. The FCT273T has eight edge-triggered D-type flip-
flops with individual D inputs and O outputs. The common buffered Clock
(CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops
simultaneously.
The register is fully edge-triggered. The state of each D input, one set-
up time before the low-to-high clock transition, is transferred to the corre-
sponding flip-flop’s O output.
All outputs will be forced low independently of Clock or Data inputs by
a low voltage level on the
MR
input. The device is useful for applications
where the true output only is required and the Clock and Master Reset are
common to all storage elements.
FUNCTIONAL BLOCK DIAGRAM
D
0
CP
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
CP
R
D
MR
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
c
2001 Integrated Device Technology, Inc.
MAY 2001
DSC-2568/-
IDT54/74FCT273T/AT/CT
FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
O
0
MR
O
0
D
0
D
1
O
1
O
2
D
2
D
3
O
3
GND
1
2
3
4
5
6
7
8
9
10
D20-1
SO20-2
SO20-7
SO20-8
E20-1
20
19
18
17
16
15
14
13
12
11
V
CC
O
7
D
0
3
2
1
D
7
D
6
O
6
O
5
D
5
D
4
O
4
CP
20
19
18
17
D
1
O
1
O
2
D
2
D
3
O
7
INDEX
MR
V
CC
4
5
6
7
8
9
10
D
7
D
6
O
6
O
5
D
5
L20-2
16
15
14
11
12
13
O
3
CERDIP/ SOIC/ SSOP/ QSOP/ CERPACK
TOP VIEW
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
TERM(2)
V
TERM(3)
T
STG
I
OUT
Rating
Terminal Voltage with Respect to GND
Terminal Voltage with Respect to GND
Storage Temperature
DC Output Current
Max.
–0.5 to +7
–0.5 to V
CC
+0.5
–65 to +150
–60 to +120
Unit
V
V
°C
mA
8T-link
PIN DESCRIPTION
Pin Names
D
N
MR
CP
O
N
Description
Data Inputs
Master Reset (Active LOW)
Clock Pulse Input (Active Rising Edge)
Data Outputs
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
No
terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Outputs and I/O terminals only.
FUNCTION TABLE
(1)
Operating Mode
Reset (Clear)
Load "1"
Load "0"
MR
L
H
H
Inputs
CP
X
↑
↑
D
N
X
h
I
Outputs
O
N
L
H
L
CAPACITANCE
(T
A
= +25
O
C, f = 1.0MHz)
Symbol
C
IN
C
OUT
Parameter
(1)
Input Capacitance
Output Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Typ.
6
8
Max.
10
12
Unit
pF
pF
8T-link
NOTE:
1. This parameter is measured at characterization but not tested.
NOTE:
1. H = HIGH voltage level steady state
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock
transition
L = LOW voltage level steady state
I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock
transition
X = Don’t Care
↑
= LOW-to-HIGH Clock Transition
2
GND
LCC
TOP VIEW
CP
O
4
D
4
IDT54/74FCT273T/AT/CT
FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: T
A
= –40°C to +85°C, V
CC
= 5.0V ± 5%; Military: T
A
= –55°C to +125°C, V
CC
= 5.0V ± 10%
Symbol
V
IH
V
IL
I
IH
I
IL
I
I
V
IK
I
OS
V
OH
Parameter
Input HIGH Level
Input LOW Level
Input HIGH Current
(4)
Input LOW Current
(4)
Input HIGH Current
(4)
Clamp Diode Voltage
Short Circuit Current
Output HIGH Voltage
Test Conditions
(1)
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
CC
= Max.
V
CC
= Max.
V
CC
= Max., V
I
= V
CC
(Max.)
V
CC
= Min., I
N
= –18mA
V
CC
= Max.
(3)
, V
O
= GND
V
CC
= Min.
V
IN
= V
IH
or V
IL
I
OH
= –6mA MIL
I
OH
= –8mA IND
I
OH
= –12mA MIL
I
OH
= –15mA IND
I
OL
= 32mA MIL
I
OL
= 48mA IND
—
Min.
2
—
—
—
—
—
–60
2.4
2
—
—
—
Typ.
(2)
—
—
—
—
—
–0.7
–120
3.3
3
0.3
200
0.01
Max.
—
0.8
±1
±1
±1
–1.2
–225
—
—
0.5
—
1
Unit
V
V
µA
µA
µA
V
mA
V
V
I
= 2.7V
V
I
= 0.5V
V
OL
V
H
I
CC
Output LOW Voltage
Input Hysteresis
Quiescent Power Supply Current
V
CC
= Min.
V
IN
= V
IH
or V
IL
V
CC
= Max.
V
IN
=
GND or
V
CC
V
mV
mA
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. The test parameter for this parameter is ±5µA at T
A
= -55°C.
3
IDT54/74FCT273T/AT/CT
FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol
∆I
CC
I
CCD
Parameter
Quiescent Power Supply Current TTL
Inputs HIGH
Dynamic Power Supply Current
(4)
Test Conditions
(1)
V
CC
= Max.
V
IN
= 3.4V
(3)
V
CC
= Max.
Outputs Open
MR
= V
CC
One Input Toggling
50% Duty Cycle
V
CC
= Max.
Outputs Open
f
CP
= 10MHz
50% Duty Cycle
MR
=
V
CC
One Bit Toggling
at f
i
= 5MHz
50% Duty Cycle
V
CC
= Max.
Outputs Open
f
CP
= 10MHz
50% Duty Cycle
MR
=
V
CC
Eight Bits Toggling
at f
i
= 2.5MHz
50% Duty Cycle
Min.
—
V
IN
= V
CC
V
IN
= GND
—
Typ.
(2)
0.5
0.15
Max.
2
0.25
Unit
mA
mA/
MHz
I
C
Total Power Supply Current
(6)
V
IN
= V
CC
V
IN
= GND
—
1.5
3.5
mA
V
IN
= 3.4V
V
IN
= GND
—
2
5.5
V
IN
= V
CC
V
IN
= GND
—
3.8
7.3
(5)
V
IN
= 3.4V
V
IN
= GND
—
6
16.3
(
5)
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Per TTL driven input (V
IN
= 3.4V); all other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
CP
/2 + f
i
N
i
)
I
CC
= Quiescent Current
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
f
i
= Input Frequency
N
i
= Number of Inputs at f
i
All currents are in milliamps and all frequencies are in megahertz.
4
IDT54/74FCT273T/AT/CT
FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL
IDT74FCT273T
Symbol
t
PLH
t
PHL
t
PHL
t
SU
t
H
t
W
t
W
t
REM
Parameter
Propagation Delay
CP to O
N
Propagation Delay
MR
to O
N
Set-up Time HIGH or LOW D
N
to CP
Hold Time HIGH or LOW D
N
to CP
CP Pulse Width HIGH or LOW
MR
Pulse Width LOW
Recovery Time
MR
to CP
Condition
(1)
C
L
= 50pF
R
L
= 500Ω
Min
. (2)
2
2
3
2
7
7
4
Max
.
13
13
—
—
—
—
—
IDT74FCT273AT
Min
. (2)
2
2
2
1.5
6
6
2
Max
.
7.2
7.2
—
—
—
—
—
IDT74FCT273CT
Min
. (2)
2
2
2
1.5
6
6
2
Max
.
5.8
6.1
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns
SWITCHING CHARACTERISTICS OVER OPERATING RANGE - MILITARY
IDT74FCT273T
Symbol
t
PLH
t
PHL
t
PHL
t
SU
t
H
t
W
t
W
t
REM
Parameter
Propagation Delay
CP to O
N
Propagation Delay
MR
to O
N
Set-up Time HIGH or LOW D
N
to CP
Hold Time HIGH or LOW D
N
to CP
CP Pulse Width HIGH or LOW
MR
Pulse Width LOW
Recovery Time
MR
to CP
Condition
(1)
C
L
= 50pF
R
L
= 500Ω
Min
. (2)
2
2
3.5
2
7
7
5
Max
.
15
15
—
—
—
—
—
IDT74FCT273AT
Min
. (2)
2
2
2
1.5
6
6
2.5
Max
.
8.3
8.3
—
—
—
—
—
IDT74FCT273CT
Min
. (2)
2
2
2
1.5
6
6
2.5
Max
.
6.5
6.8
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
5
查看更多>
参数对比
与5962-9221505MRA相近的元器件有：5962-9221505M2A、5962-9221501M2A、5962-9221501MRA、IDT54FCT273CTDB、IDT54FCT273CTLB、IDT54FCT273ATDB、5962-9221503M2A、IDT54FCT273CTD、IDT54FCT273CTEB。描述及对比如下：
型号 5962-9221505MRA 5962-9221505M2A 5962-9221501M2A 5962-9221501MRA IDT54FCT273CTDB IDT54FCT273CTLB IDT54FCT273ATDB 5962-9221503M2A IDT54FCT273CTD IDT54FCT273CTEB
描述 CDIP-20, Tube LCC-20, Tube LCC-20, Tube CDIP-20, Tube D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20, LCC-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20 LCC-20, Tube D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERDIP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDFP20, CERPACK-20
零件包装代码 CDIP LCC LCC CDIP DIP QLCC DIP LCC DIP DFP
包装说明 DIP, DIP20,.3 QCCN, LCC20,.35SQ QCCN, LCC20,.35SQ DIP, DIP20,.3 CERAMIC, DIP-20 QCCN, LCC20,.35SQ CERAMIC, DIP-20 LCC-20 DIP, DFP, FL20,.3
针数 20 20 20 20 20 20 20 20 20 20
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant unknown _compli
系列 FCT FCT FCT FCT FCT FCT FCT FCT FCT FCT
JESD-30 代码 R-GDIP-T20 S-CQCC-N20 S-CQCC-N20 R-GDIP-T20 R-GDIP-T20 S-CQCC-N20 R-GDIP-T20 S-CQCC-N20 R-GDIP-T20 R-GDFP-F20
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0
逻辑集成电路类型 D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
位数 8 8 8 8 8 8 8 8 8 8
功能数量 1 1 1 1 1 1 1 1 1 1
端子数量 20 20 20 20 20 20 20 20 20 20
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
输出极性 TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE
封装主体材料 CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
封装代码 DIP QCCN QCCN DIP DIP QCCN DIP QCCN DIP DFP
封装形状 RECTANGULAR SQUARE SQUARE RECTANGULAR RECTANGULAR SQUARE RECTANGULAR SQUARE RECTANGULAR RECTANGULAR
封装形式 IN-LINE CHIP CARRIER CHIP CARRIER IN-LINE IN-LINE CHIP CARRIER IN-LINE CHIP CARRIER IN-LINE FLATPACK
传播延迟（tpd） 6.5 ns 6.5 ns 15 ns 15 ns 6.5 ns 6.5 ns 8.3 ns 8.3 ns 6.5 ns 6.5 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 5.08 mm 2.54 mm 2.54 mm 5.08 mm 5.08 mm 2.54 mm 5.08 mm 2.54 mm 5.08 mm 2.337 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 NO YES YES NO NO YES NO YES NO YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn63Pb37) Tin/Lead (Sn/Pb) TIN LEAD Tin/Lead (Sn/Pb)
端子形式 THROUGH-HOLE NO LEAD NO LEAD THROUGH-HOLE THROUGH-HOLE NO LEAD THROUGH-HOLE NO LEAD THROUGH-HOLE FLAT
端子节距 2.54 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm
端子位置 DUAL QUAD QUAD DUAL DUAL QUAD DUAL QUAD DUAL DUAL
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
宽度 7.62 mm 8.89 mm 8.89 mm 7.62 mm 7.62 mm 8.89 mm 7.62 mm 8.89 mm 7.62 mm 6.9215 mm
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合 - 不符合
长度 25.3365 mm 8.89 mm 8.89 mm 25.3365 mm 25.3365 mm 8.89 mm 25.3365 mm 8.89 mm 25.3365 mm -
负载电容（CL） 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF - 50 pF
最大频率@ Nom-Sup 83300000 Hz 83300000 Hz 71400000 Hz 71400000 Hz 83300000 Hz 83300000 Hz 83300000 Hz 83300000 Hz - -
最大I（ol） 0.032 A 0.032 A 0.032 A 0.032 A 0.032 A 0.032 A 0.032 A 0.032 A - 0.032 A
封装等效代码 DIP20,.3 LCC20,.35SQ LCC20,.35SQ DIP20,.3 DIP20,.3 LCC20,.35SQ DIP20,.3 LCC20,.35SQ - FL20,.3
峰值回流温度（摄氏度） 240 240 240 240 225 225 225 240 - -
电源 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V - 5 V
Prop。Delay @ Nom-Sup 6.5 ns 6.5 ns 15 ns 15 ns 6.5 ns 6.5 ns 8.3 ns 8.3 ns - -
筛选级别 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 Class B MIL-STD-883 Class B MIL-STD-883 Class B MIL-STD-883 - MIL-STD-883 Class B
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 20 30 20 NOT SPECIFIED - -
Base Number Matches 1 1 1 1 1 1 1 1 1 -
热门器件
热门资源推荐
测频率高进度 历届电子设计大赛放大器设计 USB接口电路原理图 串联电抗器标准 Pspice元件库指南 机械工程测试与数据处理技术（冶金工业出版社+2001） 第一章 焊接接头分类与讲解 康佳a1488e1电路图 包含1-3篇的源程序《单片机C语言程序设计实训100例——基于8051+Proteus仿真》案例压缩包.rar 电子电路基础 谢沅清、解月珍编 502页 18.6M
晒下威世的TP路由 RTL8723BU芯片规格书 CSWP认证考试模拟题免费精讲 求助，车后排娱乐没有声音，主控是MSTAR的一款MST779-0051芯片 有奖直播：使用 NI CompactDAQ 和 LabVIEW构建基于传感器的测试系统 报名中！ 音乐革命：揭秘树莓派如何重塑 Korg 合成器的未来 EEWORLD论坛主题活动大征集 保护您的 IP 核 - 第一部分 软IP核，第三章：硬件设计的混淆 用FPGA控制RTL8019AS实现与PC机的以太网通信问题 仪器馆HP8920A欢畅3折起HP4284A HP8921A欧伟/韩S0769-87910706
PIC单片机控制的遥控防盗报警器电路 红外线探测报警器 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 RS-485基础知识:处理空闲总线条件的两种常见方法 如何构建一个触摸传感器电路 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路 基于TDA2003的简单低功耗汽车立体声放大器电路
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消