型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

74HCT112DB

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16

器件类别：逻辑    逻辑   

厂商名称：Philips Semiconductors (NXP Semiconductors N.V.)

厂商官网：https://www.nxp.com/

器件标准：

下载文档
参数 预览 参数对比
74HCT112DB 在线购买

供应商：

器件：74HCT112DB

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
Philips Semiconductors (NXP Semiconductors N.V.)
包装说明
SSOP, SSOP16,.3
Reach Compliance Code
unknow
JESD-30 代码
R-PDSO-G16
负载电容（CL）
50 pF
逻辑集成电路类型
J-K FLIP-FLOP
最大频率@ Nom-Su
20000000 Hz
最大I（ol）
0.004 A
湿度敏感等级
1
功能数量
2
端子数量
16
最高工作温度
85 °C
最低工作温度
-40 °C
封装主体材料
PLASTIC/EPOXY
封装代码
SSOP
封装等效代码
SSOP16,.3
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, SHRINK PITCH
电源
5 V
认证状态
Not Qualified
标称供电电压 (Vsup)
5 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子形式
GULL WING
端子节距
0.635 mm
端子位置
DUAL
触发器类型
NEGATIVE EDGE
文档预览
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
•
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT112
Dual JK flip-flop with set and reset;
negative-edge trigger
Product specification
Supersedes data of December 1990
File under Integrated Circuits, IC06
1998 Jun 10
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
FEATURES
•
Asynchronous set and reset
•
Output capability: standard
•
I
CC
category: flip-flops
GENERAL DESCRIPTION
The 74HC/HCT112 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT112 are dual negative-edge triggered
JK-type flip-flops featuring individual nJ, nK, clock (nCP),
set (nS
D
) and reset (nR
D
) inputs.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°C;
t
r
= t
f
= 6 ns
74HC/HCT112
The set and reset inputs, when LOW, set or reset the
outputs as shown in the function table regardless of the
levels at the other inputs.
A HIGH level at the clock (nCP) input enables the nJ and
nK inputs and data will be accepted. The nJ and nK inputs
control the state changes of the flip-flops as shown in the
function table. The nJ and nK inputs must be stable one
set-up time prior to the HIGH-to-LOW clock transition for
predictable operation.
Output state changes are initiated by the HIGH-to-LOW
transition of nCP.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
TYPICAL
SYMBOL
t
PHL
/ t
PLH
PARAMETER
propagation delay
nCP to nQ, nQ
nS
D
to nQ, nQ
nR
D
to nQ, nQ
f
max
C
I
C
PD
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
2. For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
−
1.5 V
maximum clock frequency
input capacitance
power dissipation capacitance per flip-flop notes 1 and 2
CONDITIONS
HC
C
L
= 15 pF; V
CC
= 5 V
17
15
18
66
3.5
27
19
15
19
70
3.5
30
ns
ns
ns
MHz
pF
pF
HCT
UNIT
1998 Jun 10
2
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
ORDERING INFORMATION
TYPE
NUMBER
74HC112D;
74HCT112D
74HC112DB;
74HCT112DB
74HC112N;
74HCT112N
74HC112PW;
74HCT112PW
PACKAGE
NAME
SO16
SSOP16
DIP16
TSSOP16
DESCRIPTION
plastic small outline package; 16 leads; body width 3.9 mm
74HC/HCT112
VERSION
SOT109-1
SOT338-1
SOT38-1
SOT403-1
plastic shrink small outline package; 16 leads; body width 5.3 mm
plastic dual in-line package; 16 leads (300 mil); long body
plastic thin shrink small outline package; 16 leads; body width 4.4 mm
PIN DESCRIPTION
PIN NO.
1, 13
2, 12
3, 11
4, 10
5, 9
6, 7
8
15, 14
16
SYMBOL
1CP, 2CP
1K, 2K
1J, 2J
1S
D
, 2S
D
1Q, 2Q
1Q, 2Q
GND
1R
D
, 2R
D
V
CC
NAME AND FUNCTION
clock input (HIGH-to-LOW, edge triggered)
data inputs; flip-flops 1 and 2
data inputs; flip-flops 1 and 2
set inputs (active LOW)
true flip-flop outputs
complement flip-flop outputs
ground (0 V)
reset inputs (active LOW)
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
1998 Jun 10
3
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
FUNCTION TABLE
INPUTS
OPERATING MODE
nS
D
asynchronous set
asynchronous reset
undetermined
toggle
load “0” (reset)
load “1” (set)
hold “no change”
Note
L
H
L
H
H
H
H
nR
D
H
L
L
H
H
H
H
nCP
X
X
X
↓
↓
↓
↓
nJ
X
X
X
h
l
h
l
74HC/HCT112
OUTPUTS
nK
X
X
X
h
h
l
l
nQ
H
L
H
q
L
H
q
nQ
L
H
L
q
H
L
q
Fig.4 Functional diagram.
1. If nS
D
and nR
D
simultaneously go from LOW to HIGH, the output states will
be unpredictable.
H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP
transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP
transition
q = lower case letters indicate the state of the referenced output one set-up
time prior to the HIGH-to-LOW CP transition
X = don’t care
↓
= HIGH-to-LOW CP transition
Fig.5 Logic diagram (one flip-flop).
1998 Jun 10
4
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
I
CC
category: flip-flops
74HC/HCT112
1998 Jun 10
5
查看更多>
参数对比
与74HCT112DB相近的元器件有：74HC112、74HC112DB、74HC112N、74HC112PW、74HCT112、74HCT112N、74HCT112D、74HCT112PW。描述及对比如下：
型号 74HCT112DB 74HC112 74HC112DB 74HC112N 74HC112PW 74HCT112 74HCT112N 74HCT112D 74HCT112PW
描述 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 8-Line To 3-Line Priority Encoders 16-SO -40 to 85 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
是否Rohs认证 符合 - 符合 符合 符合 - 符合 符合 符合
厂商名称 Philips Semiconductors (NXP Semiconductors N.V.) - Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.) - Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.)
包装说明 SSOP, SSOP16,.3 - SSOP, SSOP16,.3 DIP, DIP16,.3 TSSOP, TSSOP16,.25 - DIP, DIP16,.3 SOP, SOP16,.25 TSSOP, TSSOP16,.25
Reach Compliance Code unknow - unknow unknow unknow - unknow unknow unknow
JESD-30 代码 R-PDSO-G16 - R-PDSO-G16 R-PDIP-T16 R-PDSO-G16 - R-PDIP-T16 R-PDSO-G16 R-PDSO-G16
负载电容（CL） 50 pF - 50 pF 50 pF 50 pF - 50 pF 50 pF 50 pF
逻辑集成电路类型 J-K FLIP-FLOP - J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP - J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP
最大频率@ Nom-Su 20000000 Hz - 20000000 Hz 20000000 Hz 20000000 Hz - 20000000 Hz 20000000 Hz 20000000 Hz
最大I（ol） 0.004 A - 0.004 A 0.004 A 0.004 A - 0.004 A 0.004 A 0.004 A
功能数量 2 2 2 2 2 - 2 2 2
端子数量 16 16 16 16 16 - 16 16 16
最高工作温度 85 °C - 125 °C 125 °C 125 °C - 85 °C 85 °C 85 °C
最低工作温度 -40 °C - -40 °C -40 °C -40 °C - -40 °C -40 °C -40 °C
封装主体材料 PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SSOP - SSOP DIP TSSOP - DIP SOP TSSOP
封装等效代码 SSOP16,.3 - SSOP16,.3 DIP16,.3 TSSOP16,.25 - DIP16,.3 SOP16,.25 TSSOP16,.25
封装形状 RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, SHRINK PITCH - SMALL OUTLINE, SHRINK PITCH IN-LINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH - IN-LINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源 5 V - 2/6 V 2/6 V 2/6 V - 5 V 5 V 5 V
认证状态 Not Qualified - Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified
表面贴装 YES YES YES NO YES - NO YES YES
技术 CMOS - CMOS CMOS CMOS - CMOS CMOS CMOS
温度等级 INDUSTRIAL AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE - INDUSTRIAL INDUSTRIAL INDUSTRIAL
端子形式 GULL WING GULL WING GULL WING THROUGH-HOLE GULL WING - THROUGH-HOLE GULL WING GULL WING
端子节距 0.635 mm - 0.635 mm 2.54 mm 0.635 mm - 2.54 mm 1.27 mm 0.635 mm
端子位置 DUAL DUAL DUAL DUAL DUAL - DUAL DUAL DUAL
触发器类型 NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE - NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
热门器件
热门资源推荐
方波三角波正弦波发生器正稿 照明级大功率LED技术 硬件设计工程师电路设计要点学习 Digisonde4DManual-web ADX16200 16位250KHz多功能模拟及数字输入/输出PCI数 注册电气工程师考试经验谈(相当好) 《开关电源电路分析》讲义 双15和双12电源的原理图及PCB图 A Modular All-Digital PLL Architecture Enabling Both 1-to-2GHz and... LP Wizard10.5安装包及破解
android 如何用D触发器实现2位2进制计数器电路图 硬件验证语言——简介 芯片电路板怎么做到无损检测 成都电子展，水一波 招兼职MSC.Marc讲师 只需使用浏览器，就能从地球上的任何地方远程访问你的树莓派？ 请大神帮分析下这个电路! 关于语音芯片ISD1700的问题 发布 车用传感器技术参数
PIC单片机控制的遥控防盗报警器电路 红外线探测报警器 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 RS-485基础知识:处理空闲总线条件的两种常见方法 如何构建一个触摸传感器电路 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路 基于TDA2003的简单低功耗汽车立体声放大器电路
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消