型号
  • 型号
  • 关键词
首页 > 器件类别 > 存储 > 存储

CY621472G30-45ZSXA

SRAM Micropower SRAMs

器件类别：存储    存储   

厂商名称：Cypress(赛普拉斯)

器件标准：

下载文档
参数 预览 参数对比
CY621472G30-45ZSXA 在线购买

供应商：

器件：CY621472G30-45ZSXA

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
Cypress(赛普拉斯)
包装说明
TSOP2,
Reach Compliance Code
compliant
ECCN代码
3A991.B.2.A
最长访问时间
45 ns
JESD-30 代码
R-PDSO-G44
JESD-609代码
e4
长度
18.415 mm
内存密度
4194304 bit
内存集成电路类型
STANDARD SRAM
内存宽度
16
湿度敏感等级
3
功能数量
1
端子数量
44
字数
262144 words
字数代码
256000
工作模式
ASYNCHRONOUS
最高工作温度
85 °C
最低工作温度
-40 °C
组织
256KX16
封装主体材料
PLASTIC/EPOXY
封装代码
TSOP2
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, THIN PROFILE
并行/串行
PARALLEL
峰值回流温度（摄氏度）
260
座面最大高度
1.194 mm
最大供电电压 (Vsup)
3.6 V
最小供电电压 (Vsup)
2.2 V
标称供电电压 (Vsup)
3 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式
GULL WING
端子节距
0.8 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
10.16 mm
文档预览
CY62147G/CY621472G
CY62147GE MoBL
®
4-Mbit (256K words × 16-bit) Static RAM
with Error-Correcting Code (ECC)
4-Mbit (256K words × 16-bit) Static RAM with Error-Correcting Code (ECC)
Features
■
■
High speed: 45 ns/55 ns
Ultra-low standby power
❐
Typical standby current: 3.5
A
❐
Maximum standby current: 8.7
A
Embedded ECC for single-bit error correction
[1, 2]
Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V
to 5.5 V
1.0-V data retention
TTL-compatible inputs and outputs
Error indication (ERR) pin to indicate 1-bit error detection and
correction
Pb-free 48-ball VFBGA and 44-pin TSOP II packages
Data writes are performed by asserting the Write Enable (WE)
input LOW, while providing the data on I/O
0
through I/O
15
and
address on A
0
through A
17
pins. The Byte High Enable (BHE)
and Byte Low Enable (BLE) inputs control write operations to the
upper and lower bytes of the specified memory location. BHE
controls I/O
8
through I/O
15
and BLE controls I/O
0
through I/O
7
.
Data reads are performed by asserting the Output Enable (OE)
input and providing the required address on the address lines.
Read data is accessible on the I/O lines (I/O
0
through I/O
15
).
Byte accesses can be performed by asserting the required byte
enable signal (BHE or BLE) to read either the upper byte or the
lower byte of data from the specified address location.
All I/Os (I/O
0
through I/O
15
) are placed in a HI-Z state when the
device is deselected (CE HIGH for a single chip enable device
and CE
1
HIGH/CE
2
LOW for a dual chip enable device), or
control signals are de-asserted (OE, BLE, BHE).
The device also has a unique Byte Power down feature, where,
if both the Byte Enables (BHE and BLE) are disabled, the
devices seamlessly switch to standby mode irrespective of the
state of the chip enables, thereby saving power.
On the CY62147GE devices, the detection and correction of a
single-bit error in the accessed location is indicated by the
assertion of the ERR output (ERR = HIGH)
[1]
. See the
Truth
Table – CY62147G/CY62147GE on page 16
for a complete
description of read and write modes.
The logic block diagrams are on page 2.
■
■
■
■
■
■
Functional Description
CY62147G and CY62147GE are high-performance CMOS
low-power (MoBL) SRAM devices with embedded ECC. Both
devices are offered in single and dual chip enable options and in
multiple pin configurations. The CY62147GE device includes an
ERR pin that signals an error-detection and correction event
during a read cycle.
Devices with a single chip enable input are accessed by
asserting the chip enable (CE) input LOW. Dual chip enable
devices are accessed by asserting both chip enable inputs – CE
1
as low and CE
2
as HIGH.
Product Portfolio
Product
[3]
Features and
Options
(see the Pin
Configurations
section)
Power Dissipation
Range
V
CC
Range (V)
Speed (ns)
Operating I
CC
, (mA)
f = f
max
Typ
[4]
Industrial
1.65 V–2.2 V
2.2 V–3.6 V
4.5 V–5.5 V
55
45
15
15
Max
20
20
Standby, I
SB2
(µA)
Typ
[4]
3.5
3.5
Max
10
8.7
CY62147G(E)18 Single or dual
CY62147G(E)30 Chip Enables
CY621472G30
Optional ERR
CY62147G(E)
pin
Notes
1. This device does not support automatic write-back on error detection.
2. SER FIT Rate <0.1 FIT/Mb. Refer
AN88889
for details.
3.
The ERR pin is available only for devices which have ERR option “E” in the ordering code. Refer
Ordering Information on page 17.
4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V
CC
= 1.8 V (for a V
CC
range of 1.65 V–2.2 V),
V
CC
= 3 V (for V
CC
range of 2.2 V–3.6 V), and V
CC
= 5 V (for V
CC
range of 4.5 V–5.5 V), T
A
= 25 °C.
Cypress Semiconductor Corporation
Document Number: 001-92847 Rev. *K
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised July 13, 2018
CY62147G/CY621472G
CY62147GE MoBL
®
Logic Block Diagram – CY62147G
ECC ENCODER
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
INPUT BUFFER
ROW  DECODER
ECC DECODER
SENSE 
AMPLIFIERS
MEMORY
ARRAY
I/O
0
‐I/O
7
I/O
8
‐I/O
15
COLUMN DECODER
A10
A11
A12
A13
A14
A15
A16
A17
BHE
WE
OE
BLE
CE
2
CE
1
Logic Block Diagram – CY62147GE
ECC ENCODER
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
INPUT BUFFER
ROW  DECODER
ECC DECODER
SENSE 
AMPLIFIERS
ERR
I/O
0
‐I/O
7
I/O
8
‐I/O
15
MEMORY
ARRAY
COLUMN DECODER
A10
A11
A12
A13
A14
A15
A16
A17
BHE
WE
OE
BLE
CE
2
CE
1
Document Number: 001-92847 Rev. *K
Page 2 of 22
CY62147G/CY621472G
CY62147GE MoBL
®
Contents
Pin Configuration – CY62147G ........................................ 4
Pin Configuration – CY62147GE ..................................... 5
Pin Configuration – CY621472G ...................................... 6
Maximum Ratings ............................................................. 7
Operating Range ............................................................... 7
DC Electrical Characteristics .......................................... 7
Capacitance ...................................................................... 9
Thermal Resistance .......................................................... 9
AC Test Loads and Waveforms ....................................... 9
Data Retention Characteristics ..................................... 10
Data Retention Waveform .............................................. 10
AC Switching Characteristics ....................................... 11
Switching Waveforms .................................................... 12
Truth Table – CY62147G/CY62147GE ........................... 16
ERR Output – CY62147GE ............................................. 16
Ordering Information ...................................................... 17
Ordering Code Definitions ......................................... 18
Package Diagrams .......................................................... 19
Acronyms ........................................................................ 20
Document Conventions ................................................. 20
Units of Measure ....................................................... 20
Document History Page ................................................. 21
Sales, Solutions, and Legal Information ...................... 22
Worldwide Sales and Design Support ....................... 22
Products .................................................................... 22
PSoC® Solutions ...................................................... 22
Cypress Developer Community ................................. 22
Technical Support ..................................................... 22
Document Number: 001-92847 Rev. *K
Page 3 of 22
CY62147G/CY621472G
CY62147GE MoBL
®
Pin Configuration – CY62147G
Figure 1. 48-ball VFBGA pinout (Dual Chip Enable without Figure 2. 48-ball VFBGA pinout (Single Chip Enable without
ERR), CY62147G
[5]
ERR), CY62147G
[5]
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
I/O
12
I/O
13
NC
A
8
3
A
0
A
3
A
5
A
17
NC
A
14
A
12
A
9
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
1
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
CE
2
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
I/O
12
I/O
13
NC
A
8
3
A
0
A
3
A
5
A
17
NC
A
14
A
12
A
9
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
NC
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
Figure 3. 44-pin TSOP II pinout (Single Chip Enable without ERR), CY62147G
[5]
A4
A3
A2
A1
A0
/ CE
I/O0
I/O1
I/O2
I/O3
VCC
VSS
I/O4
I/O5
I/O6
I/O7
/ WE
A17
A16
A15
A14
A13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
/OE
/ BHE
/ BLE
I/O15
I/O14
I/O13
I/O12
VSS
VCC
I/O11
I/O10
I/O9
I/O8
NC
A8
A9
A10
A11
A12
44- TSOP-II
Notes
5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin
configuration.
Document Number: 001-92847 Rev. *K
Page 4 of 22
CY62147G/CY621472G
CY62147GE MoBL
®
Pin Configuration – CY62147GE
Figure 4. 48-ball VFBGA pinout
(Dual Chip Enable with ERR), CY62147GE
[6, 7]
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
3
A
0
A
3
A
5
A
17
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
1
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
CE
2
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
Figure 5. 48-ball VFBGA pinout
(Single Chip Enable with ERR), CY62147GE
[6, 7]
1
BLE
I/O
8
I/O
9
V
SS
V
CC
I/O
14
I/O
15
NC
2
OE
BHE
I/O
10
I/O
11
I/O
12
I/O
13
NC
A
8
3
A
0
A
3
A
5
A
17
ERR
A
14
A
12
A
9
4
A
1
A
4
A
6
A
7
A
16
A
15
A
13
A
10
5
A
2
CE
I/O
1
I/O
3
I/O
4
I/O
5
WE
A
11
6
NC
I/O
0
I/O
2
V
CC
Vss
I/O
6
I/O
7
NC
A
B
C
D
E
F
G
H
I/O
12
ERR
I/O
13
NC
A
8
A
14
A
12
A
9
Figure 6. 44-pin TSOP II pinout (Single Chip Enable with ERR), CY62147GE
[6, 7]
A4
A3
A2
A1
A0
/CE
I/O0
I/O1
I/O2
I/O3
VCC
VSS
I/O4
I/O5
I/O6
I/O7
/ WE
A17
A16
A15
A14
A13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
/OE
/ BHE
/ BLE
I/O15
I/O14
I/O13
I/O12
VSS
VCC
I/O11
I/O10
I/O9
I/O8
ERR
A8
A9
A10
A11
A12
44- TSOP-II
Notes
6. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin
configuration.
7. ERR is an output pin.
Document Number: 001-92847 Rev. *K
Page 5 of 22
查看更多>
参数对比
与CY621472G30-45ZSXA相近的元器件有：CY62147G30-55BVXET、CY62147G30-45B2XIT、CY62147G18-55BVXIT、CY62147G30-55BVXE、CY62147G30-45ZSXA、CY62147GE30-45BVXIT、CY62147GE18-55BVXIT、CY62147G18-55ZSXT。描述及对比如下：
型号 CY621472G30-45ZSXA CY62147G30-55BVXET CY62147G30-45B2XIT CY62147G18-55BVXIT CY62147G30-55BVXE CY62147G30-45ZSXA CY62147GE30-45BVXIT CY62147GE18-55BVXIT CY62147G18-55ZSXT
描述 SRAM Micropower SRAMs SRAM MICROPOWER SRAMS SRAM MICROPOWER SRAMS SRAM MICROPOWER SRAMS SRAM MICROPOWER SRAMS SRAM Micropower SRAMs IC SRAM 4M PARALLEL IC SRAM 4M PARALLEL Standard SRAM, 256KX16, 55ns, CMOS, PDSO44, TSOP2-44
技术 CMOS - - - CMOS CMOS SRAM - 异步 SRAM - 异步 CMOS
热门器件
热门资源推荐
抗静电达+-8000v 的 电阻式 触摸控制IC ---AW 常用API-常见对象需要练习的方法列表 客户端可以发送邮件到指定的信箱服务器端可以接受邮件 樱花电磁炉整机电路图 我的最好 的电子书 基于PLC的城市小区供水模糊控制系统设计 INA159,pdf(High-Speed, Precisi 利用计算机设计单片开关电源讲座(4).pdf 美国CELL-DYN 1700血细胞计数仪电路原理分析 gh60原理图
10.13【每周讨论】关于单片机中断的有趣问题 虚拟架子鼓-----模拟演示 i2c通信 麻烦看一下 Accurate Inverter Error Compensation and Related LM3S9B95运行着程序，自己就烧了，有遇见过的么？ msp430 之LFXT1的时钟频率 raw-os可移植到51单片机吗？ D类音频功率放大器的评估及应用 求助 关于ADC10 序列通道单次转换的问题 动手学深度学习（五）：深度学习计算
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W
需要登录后才可以下载。
登录取消