型号
  • 型号
  • 关键词
首页 > 器件类别 > 存储 > 存储

GS88037BGT-200IV

256K x 36 9Mb Sync Burst SRAM

器件类别：存储    存储   

厂商名称：GSI Technology

厂商官网：http://www.gsitechnology.com/

器件标准：

下载文档
参数 预览 参数对比
器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
GSI Technology
零件包装代码
QFP
包装说明
LQFP,
针数
100
Reach Compliance Code
unknown
ECCN代码
3A991.B.2.B
最长访问时间
2.5 ns
其他特性
PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY
JESD-30 代码
R-PQFP-G100
JESD-609代码
e3
长度
20 mm
内存密度
9437184 bit
内存集成电路类型
CACHE SRAM
内存宽度
36
湿度敏感等级
3
功能数量
1
端子数量
100
字数
262144 words
字数代码
256000
工作模式
SYNCHRONOUS
最高工作温度
85 °C
最低工作温度
-40 °C
组织
256KX36
封装主体材料
PLASTIC/EPOXY
封装代码
LQFP
封装形状
RECTANGULAR
封装形式
FLATPACK, LOW PROFILE
并行/串行
PARALLEL
峰值回流温度（摄氏度）
260
认证状态
Not Qualified
座面最大高度
1.6 mm
最大供电电压 (Vsup)
2 V
最小供电电压 (Vsup)
1.7 V
标称供电电压 (Vsup)
1.8 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
Matte Tin (Sn)
端子形式
GULL WING
端子节距
0.65 mm
端子位置
QUAD
处于峰值回流温度下的最长时间
NOT SPECIFIED
宽度
14 mm
文档预览
GS88037BT-xxxV
100-Pin TQFP
Commercial Temp
Industrial Temp
Features
• Single Cycle Deselect (SCD) operation
• 1.8 V or 2.5 V +10%/–10% core power supply
• 1.8 V or 2.5 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 100-lead TQFP package
• RoHS-compliant 100-lead TQFP package available
256K x 36
9Mb Sync Burst SRAM
250 MHz–200 MHz
1.8 V or 2.5 V V
DD
1.8 V or 2.5 V I/O
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
SCD Pipelined Reads
The GS88037BT-xxxV is a SCD (Single Cycle Deselect)
pipelined synchronous SRAM. DCD (Dual Cycle Deselect)
versions are also available. SCD SRAMs pipeline deselect
commands one stage less than read commands. SCD RAMs
begin turning off their outputs immediately after the deselect
command has been captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS88037BT-xxxV operates on a 1.8 V or 2.5 V power
supply. All input are 2.5 V and 1.8 V compatible. Separate
output power (V
DDQ
) pins are used to decouple output noise
from the internal circuits and are 2.5 V and 1.8 V compatible.
Functional Description
Applications
The GS88037BT-xxxV is a 9,437,184-bit (8,388,608-bit for
x32 version) high performance synchronous SRAM with a
2-bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main
store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1, E2, E3), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Parameter Synopsis
Pipeline
3-1-1-1
t
KQ
tCycle
Curr
(x36)
-250
2.5
4.0
330
-200
2.5
5.0
270
Unit
ns
ns
mA
Rev: 1.03 6/2006
1/19
© 2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS88037BT-xxxV
GS88037BT-xxxV 100-Pin TQFP Pinout
DQP
C
DQ
C
DQ
C
V
DDQ
V
SS
DQ
C
DQ
C
DQ
C
DQ
C
V
SS
V
DDQ
DQ
C
DQ
C
V
DDQ
/DNU
V
DD
NC
V
SS
DQ
D
DQ
D
V
DDQ
V
SS
DQ
D
DQ
D
DQ
D
DQ
D
V
SS
V
DDQ
DQ
D
DQ
D
DQP
D
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
1
80
2
79
3
78
4
77
5
76
6
75
7
74
8
73
9
72
256K x 36
10
71
Top View
11
70
12
69
13
68
14
67
15
66
16
65
17
64
18
63
19
62
20
61
21
60
22
59
23
58
24
57
25
56
26
55
27
54
28
53
29
52
30
51
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
A
A
E
1
E
2
B
D
B
C
B
B
B
A
E
3
V
DD
V
SS
CK
GW
BW
G
ADSC
ADSP
ADV
A
A
DQP
B
DQ
B
DQ
B
V
DDQ
V
SS
DQ
B
DQ
B
DQ
B
DQ
B
V
SS
V
DDQ
DQ
B
DQ
B
V
SS
NC
V
DD
ZZ
DQ
A
DQ
A
V
DDQ
V
SS
DQ
A
DQ
A
DQ
A
DQ
A
V
SS
V
DDQ
DQ
A
DQ
A
DQP
A
Rev: 1.03 6/2006
LBO
A
A
A
A
A
1
A
0
NC
NC
V
SS
V
DD
NC
A
A
A
A
A
A
A
A
2/19
© 2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS88037BT-xxxV
TQFP Pin Description
Symbol
A
0
, A
1
A
DQ
A
DQ
B
DQ
C
DQ
D
NC
BW
B
A
, B
B
B
C
, B
D
CK
GW
E
1
, E
3
E
2
G
ADV
ADSP, ADSC
ZZ
LBO
V
DD
V
SS
V
DDQ
V
DDQ
/DNU
Type
I
I
Description
Address field LSBs and Address Counter preset Inputs
Address Inputs
I/O
Data Input and Output pins
—
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
—
No Connect
Byte Write—Writes all enabled bytes; active low
Byte Write Enable for DQ
A
, DQ
B
Data I/Os; active low
Byte Write Enable for DQ
C
, DQ
D
Data I/Os; active low
Clock Input Signal; active high
Global Write Enable—Writes all bytes; active low
Chip Enable; active low
Chip Enable; active high
Output Enable; active low
Burst address counter advance enable; active low
Address Strobe (Processor, Cache Controller); active low
Sleep Mode control; active high
Linear Burst Order mode; active low
Core power supply
I/O and Core Ground
Output driver power supply
V
DDQ
or V
DD
(must be tied high)
or
Do Not Use (must be left floating)
Rev: 1.03 6/2006
3/19
© 2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS88037BT-xxxV
GS88037BT-xxxV Block Diagram
A0
–
An
Register
D
Q
A0
D0
A1
Q0
D1
Q1
Counter
Load
A0
A1
A
LBO
ADV
CK
ADSC
ADSP
GW
BW
B
A
Register
Memory
Array
Q
D
Q
D
Register
D
B
B
Q
36
4
36
Register
D
B
C
Q
Q
Register
D
Register
Q
Register
D
D
B
D
Q
Register
D
Q
E
1
E
2
E
3
Register
D
Q
Register
D
Q
1
G
Power Down
Control
ZZ
SCD=1
DQx1
–
DQx9
Note: Only x36 version shown for simplicity.
Rev: 1.03 6/2006
4/19
© 2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS88037BT-xxxV
Mode Pin Functions
Mode Name
Burst Order Control
Power Down Control
Pin Name
LBO
ZZ
State
L
H
L or NC
H
Function
Linear Burst
Interleaved Burst
Active
Standby, I
DD
= I
SB
Note:
There is a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the
above table.
Burst Counter Sequences
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
2nd address
3rd address
4th address
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
2nd address
3rd address
4th address
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
BPR 1999.05.18
Rev: 1.03 6/2006
5/19
© 2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
查看更多>
参数对比
与GS88037BGT-200IV相近的元器件有：GS88037BT-200V、GS88037BT-250IV、GS88037BT-250V、GS88037BT-V、GS88037BT-200IV、GS88037BGT-250V、GS88037BGT-250IV、GS88037BGT-200V。描述及对比如下：
型号 GS88037BGT-200IV GS88037BT-200V GS88037BT-250IV GS88037BT-250V GS88037BT-V GS88037BT-200IV GS88037BGT-250V GS88037BGT-250IV GS88037BGT-200V
描述 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM 256K x 36 9Mb Sync Burst SRAM
是否Rohs认证 符合 不符合 不符合 不符合 - 不符合 符合 符合 符合
厂商名称 GSI Technology GSI Technology GSI Technology GSI Technology - GSI Technology GSI Technology GSI Technology GSI Technology
零件包装代码 QFP QFP QFP QFP - QFP QFP QFP QFP
包装说明 LQFP, LQFP, LQFP, LQFP, - LQFP, LQFP, LQFP, LQFP,
针数 100 100 100 100 - 100 100 100 100
Reach Compliance Code unknown unknown unknown unknown - unknown unknown unknown unknown
ECCN代码 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B - 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
最长访问时间 2.5 ns 2.5 ns 2.5 ns 2.5 ns - 2.5 ns 2.5 ns 2.5 ns 2.5 ns
其他特性 PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY - PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY
JESD-30 代码 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 - R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100
长度 20 mm 20 mm 20 mm 20 mm - 20 mm 20 mm 20 mm 20 mm
内存密度 9437184 bit 9437184 bit 9437184 bit 9437184 bit - 9437184 bit 9437184 bit 9437184 bit 9437184 bit
内存集成电路类型 CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM - CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
内存宽度 36 36 36 36 - 36 36 36 36
功能数量 1 1 1 1 - 1 1 1 1
端子数量 100 100 100 100 - 100 100 100 100
字数 262144 words 262144 words 262144 words 262144 words - 262144 words 262144 words 262144 words 262144 words
字数代码 256000 256000 256000 256000 - 256000 256000 256000 256000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS - SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 85 °C 70 °C 85 °C 70 °C - 85 °C 70 °C 85 °C 70 °C
组织 256KX36 256KX36 256KX36 256KX36 - 256KX36 256KX36 256KX36 256KX36
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LQFP LQFP LQFP LQFP - LQFP LQFP LQFP LQFP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE - FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL - PARALLEL PARALLEL PARALLEL PARALLEL
峰值回流温度（摄氏度） 260 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED 260 260 260
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.6 mm 1.6 mm 1.6 mm 1.6 mm - 1.6 mm 1.6 mm 1.6 mm 1.6 mm
最大供电电压 (Vsup) 2 V 2 V 2 V 2 V - 2 V 2 V 2 V 2 V
最小供电电压 (Vsup) 1.7 V 1.7 V 1.7 V 1.7 V - 1.7 V 1.7 V 1.7 V 1.7 V
标称供电电压 (Vsup) 1.8 V 1.8 V 1.8 V 1.8 V - 1.8 V 1.8 V 1.8 V 1.8 V
表面贴装 YES YES YES YES - YES YES YES YES
技术 CMOS CMOS CMOS CMOS - CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL - INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL
端子形式 GULL WING GULL WING GULL WING GULL WING - GULL WING GULL WING GULL WING GULL WING
端子节距 0.65 mm 0.65 mm 0.65 mm 0.65 mm - 0.65 mm 0.65 mm 0.65 mm 0.65 mm
端子位置 QUAD QUAD QUAD QUAD - QUAD QUAD QUAD QUAD
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
宽度 14 mm 14 mm 14 mm 14 mm - 14 mm 14 mm 14 mm 14 mm
ASM文件
.title \"diir.asm\" 1 Assembly Error, No Assemb...
ccs DSP 与 ARM 处理器
0
0 0 0 ...
铃铛 嵌入式系统
请问要基于COAP协议搭建一个NB-IOT设备的数据接入平台，除了LIBCOAP还用到哪些技术
请问要基于COAP协议搭建一个NB-IOT设备的数据接入平台，除了LIBCOAP还用到哪些技术 ...
三亚东北人 stm32/stm8
关于AT89C51制作的无线抢答器
请教各位大神我用AT89C51制作一个无线抢答器，用Protuse仿真，他的无线发射电路和无线接收电...
nimeia 51单片机
关于MSP430G2452--I/O的问题
我用DS18B20和继电器做的一个温度控制系统。一开始设置18B20的数据口为P1.0 焊板子的时...
wildgoose 微控制器 MCU
【NUCLEO-WB09KE评测】5、微信小程序BLE调节LD3亮度
目标 开发微信小程序建立蓝牙主机访问WB09KE蓝牙从机，发送调节参数PWM调整LD3(...
sujingliang RF/无线
热门器件
热门资源推荐
提供一份关于无线通信技术的文档（english, page4 三相异步电动机的电力拖动 PPT 蓝牙基础：蓝牙的工作原理 基于Linux操作系统的嵌入式网关的实现 用6L6G推挽的功率放大器ALTEC_A—333A的实验制作 汇编小程序 通用遥控编码逻辑分析软件(V好用) C#教程之自定义窗体的最大化、最小化和关闭按钮 有关嵌入式操作系统的一本很好的论文,大家可以参考 快乐学习C/C++
Device Tree（三）：代码分析（转） 这个元件如何放大 给msp5529供5v的电，为什么Vcc没有3.3v，只有零点几v PCB的LED正负如何走线 求助 在modelsim中 支持VDHL和Verilog的混编么？ 剖析嵌入式相关疑问 I2C总线规范（中文版） eeworld论坛这里怎么获得积分啊，我初学者，很多问题又都回答不了，拿不了分，但我的分又快用完了…… 光隔离探头实测案例——氮化镓GaN半桥上管测试 向网友们寻求数字设计：原理与实践第五版的习题答案
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ
需要登录后才可以下载。
登录取消