型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

IDT74ALVCH16540PV8

Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, Inverted Output, CMOS, PDSO48, SSOP-48

器件类别：逻辑    逻辑   

厂商名称：IDT (Integrated Device Technology)

下载文档
参数 预览 参数对比
器件参数
参数名称
属性值
厂商名称
IDT (Integrated Device Technology)
零件包装代码
SSOP
包装说明
SSOP,
针数
48
Reach Compliance Code
unknown
其他特性
WITH DUAL OUTPUT ENABLE
系列
ALVC/VCX/A
JESD-30 代码
R-PDSO-G48
JESD-609代码
e0
长度
15.875 mm
逻辑集成电路类型
BUS DRIVER
位数
8
功能数量
2
端口数量
2
端子数量
48
最高工作温度
85 °C
最低工作温度
-40 °C
输出特性
3-STATE
输出极性
INVERTED
封装主体材料
PLASTIC/EPOXY
封装代码
SSOP
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, SHRINK PITCH
传播延迟（tpd）
3.6 ns
认证状态
Not Qualified
座面最大高度
2.794 mm
最大供电电压 (Vsup)
3.6 V
最小供电电压 (Vsup)
2.7 V
标称供电电压 (Vsup)
3.3 V
表面贴装
YES
技术
CMOS
温度等级
INDUSTRIAL
端子面层
TIN LEAD
端子形式
GULL WING
端子节距
0.635 mm
端子位置
DUAL
宽度
7.493 mm
文档预览
IDT74ALVCH16540
3.3V CMOS 16-BIT INVERTING BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
3.3V CMOS 16-BIT INVERTING
BUFFER/LINE DRIVER
WITH 3-STATE OUTPUTS
AND BUS-HOLD
• 0.5 MICRON CMOS Technology
• Typical t
SK(o)
(Output Skew) < 250ps
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
• V
CC
= 3.3V ± 0.3V, Normal Range
• V
CC
= 2.7V to 3.6V, Extended Range
• V
CC
= 2.5V ± 0.2V
• CMOS power levels (0.4µ W typ. static)
µ
• Rail-to-Rail output swing for increased noise margin
• Available in SSOP, TSSOP, and TVSOP packages
IDT74ALVCH16540
FEATURES:
DRIVE FEATURES:
• High Output Drivers: ±24mA
• Suitable for heavy loads
APPLICATIONS:
• 3.3V high speed systems
• 3.3V and lower voltage computing systems
FUNCTIONAL BLOCK DIAGRAM
1
A
0
47
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
© 1999 Integrated Device Technology, Inc.
R
FO E
C N
R O
O
N M T
EW M
EN
D
ES DE
IG D
N
S
2
1
Y
0
2
A
0
36
13
2
Y
0
1
A
1
46
3
1
Y
1
2
A
1
35
14
2
Y
1
1
A
2
44
5
1
Y
2
2
A
2
33
16
2
Y
2
1
A
3
43
6
1
Y
3
2
A
3
32
17
2
Y
3
1
A
4
41
8
1
Y
4
2
A
4
30
19
2
Y
4
1
A
5
40
9
1
Y
5
2
A
5
29
20
2
Y
5
1
A
6
38
11
1
Y
6
2
A
6
27
22
2
Y
6
1
A
7
37
12
1
Y
7
2
A
7
26
23
2
Y
7
1
OE
1
1
2
OE
1
24
1
OE
2
48
2
OE
2
25
This 16-bit inverting buffer/line driver is built using advanced dual metal
CMOS technology. The ALVCH16540 offers bus/backplane interface capabil-
ity with improved packing density and a flow-through organization for simplifying
board layout. It is designed specifically to improve the performance and density
of 3-state memory address drivers, clock drivers, and bus-oriented receivers
and transmitters. The three-state controls operate this device in a quad-nibble,
dual-byte, or single 16-bit word mode. The 3-state outputs are controlled by the
output enable (OE) pins. A high on
OE
causes the outputs to force a high
impedance off-state. All inputs are designed with hysteresis for improved noise
margin.
The ALVCH16540 has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining speed
performance.
The ALVCH16540 has “bus-hold” which retains the inputs’ last state
whenever the input bus goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
DESCRIPTION:
OCTOBER 1999
DSC-4545/1
IDT74ALVCH16540
3.3V CMOS 16-BIT INVERTING BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
1
OE
1
1
Y
0
1
Y
1
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Description
Max
V
TERM
(2)
Terminal Voltage with Respect to GND
–0.5 to +4.6
–0.5 to V
CC
+0.5
–65 to +150
–50 to +50
±50
–50
±100
Unit
V
V
°C
mA
mA
mA
mA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
OE
2
1
A
0
1
A
1
V
TERM
(3)
Terminal Voltage with Respect to GND
T
STG
I
OUT
I
IK
I
OK
I
CC
I
SS
Storage Temperature
DC Output Current
Continuous Clamp Current,
V
I
< 0 or V
I
> V
CC
Continuous Clamp Current, V
O
< 0
Continuous Current through each
V
CC
or GND
GND
1
Y
2
1
Y
3
GND
1
A
2
1
A
3
V
CC
1
Y
4
1
Y
5
V
CC
1
A
4
1
A
5
GND
1
Y
6
1
Y
7
2
Y
0
2
Y
1
GND
1
A
6
1
A
7
2
A
0
2
A
1
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. V
CC
terminals.
3. All terminals except V
CC
.
CAPACITANCE
(T
A
= +25°C, F = 1.0MHz)
Symbol
C
IN
C
OUT
C
I/O
Parameter
(1)
Input Capacitance
Output Capacitance
I/O Port Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
V
IN
= 0V
Typ.
5
7
7
Max.
7
9
9
Unit
pF
pF
pF
GND
2
Y
2
2
Y
3
GND
2
A
2
2
A
3
V
CC
2
Y
4
2
Y
5
V
CC
2
A
4
2
A
5
NOTE:
1. As applicable to the device type.
GND
2
Y
6
2
Y
7
2
OE
1
GND
2
A
6
2
A
7
2
OE
2
PIN DESCRIPTION
Pin Names
xOEx
xAx
xYx
Data Inputs
(1)
3-State Outputs
(1)
Description
3-State Output Enable Inputs (Active LOW)
SSOP/ TSSOP/ TVSOP
TOP VIEW
NOTE:
1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.
FUNCTION TABLE
(1)
Inputs
xOE
1
L
L
X
H
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High-Impedance
Output
xAx
L
H
X
X
xYx
H
L
Z
Z
xOE
2
L
L
H
X
2
IDT74ALVCH16540
3.3V CMOS 16-BIT INVERTING BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: T
A
= –40°C to +85°C
Symbol
V
IH
V
IL
I
IH
I
IL
I
OZH
I
OZL
V
IK
V
H
I
CCL
I
CCH
I
CCZ
∆I
CC
Parameter
Input HIGH Voltage Level
Input LOW Voltage Level
Input HIGH Current
Input LOW Current
High Impedance Output Current
(3-State Output pins)
Clamp Diode Voltage
Input Hysteresis
Quiescent Power Supply Current
V
CC
= 2.3V, I
IN
= –18mA
V
CC
= 3.3V
V
CC
= 3.6V
V
IN
= GND or V
CC
One input at V
CC
- 0.6V, other inputs at V
CC
or GND
V
CC
= 2.3V to 2.7V
V
CC
= 2.7V to 3.6V
V
CC
= 2.3V to 2.7V
V
CC
= 2.7V to 3.6V
V
CC
= 3.6V
V
CC
= 3.6V
V
CC
= 3.6V
V
I
= V
CC
V
I
= GND
V
O
= V
CC
V
O
= GND
Test Conditions
Min.
1.7
2
—
—
—
—
—
—
—
—
—
Typ.
(1)
—
—
—
—
—
—
—
—
–0.7
100
0.1
Max.
—
—
0.7
0.8
±5
±5
±10
±10
–1.2
—
40
V
mV
µA
µA
µA
µA
V
Unit
V
Quiescent Power Supply Current
Variation
—
—
750
µA
NOTE:
1. Typical values are at V
CC
= 3.3V, +25°C ambient.
BUS-HOLD CHARACTERISTICS
Symbol
I
BHH
I
BHL
I
BHH
I
BHL
I
BHHO
I
BHLO
NOTES:
1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at V
CC
= 3.3V, +25°C ambient.
Parameter
(1)
Bus-Hold Input Sustain Current
Bus-Hold Input Sustain Current
Bus-Hold Input Overdrive Current
V
CC
= 3V
V
CC
= 2.3V
V
CC
= 3.6V
Test Conditions
V
I
= 2V
V
I
= 0.8V
V
I
= 1.7V
V
I
= 0.7V
V
I
= 0 to 3.6V
Min.
– 75
75
– 45
45
—
Typ.
(2)
—
—
—
—
—
Max.
—
—
—
—
±500
Unit
µA
µA
µA
3
IDT74ALVCH16540
3.3V CMOS 16-BIT INVERTING BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
OUTPUT DRIVE CHARACTERISTICS
Symbol
V
OH
Parameter
Output HIGH Voltage
V
CC
= 2.3V
V
CC
= 2.3V
V
CC
= 2.7V
V
CC
= 3V
V
CC
= 3V
V
OL
Output LOW Voltage
V
CC
= 2.3V to 3.6V
V
CC
= 2.3V
V
CC
= 2.7V
V
CC
= 3V
I
OH
= – 24mA
I
OL
= 0.1mA
I
OL
= 6mA
I
OL
= 12mA
I
OL
= 12mA
I
OL
= 24mA
Test Conditions
(1)
V
CC
= 2.3V to 3.6V
I
OH
= – 0.1mA
I
OH
= – 6mA
I
OH
= – 12mA
Min.
V
CC
– 0.2
2
1.7
2.2
2.4
2
—
—
—
—
—
Max.
—
—
—
—
—
—
0.2
0.4
0.7
0.4
0.55
V
Unit
V
NOTE:
1. V
IH
and V
IL
must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V
CC
range.
T
A
= – 40°C to + 85°C.
OPERATING CHARACTERISTICS, T
A
= 25°C
V
CC
= 2.5V ± 0.2V
Symbol
C
PD
C
PD
Parameter
Power Dissipation Capacitance Outputs enabled
Power Dissipation Capacitance Outputs disabled
Test Conditions
C
L
= 0pF, f = 10Mhz
Typical
—
—
V
CC
= 3.3V ± 0.3V
Typical
—
—
Unit
pF
SWITCHING CHARACTERISTICS
(1)
V
CC
= 2.5V ± 0.2V
Symbol
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SK
(o)
Parameter
Propagation Delay
xAx to xYx
Output Enable Time
xOEx to xYx
Output Disable Time
xOEx to xYx
Output Skew
(2)
—
—
—
—
—
500
ps
—
—
—
4.5
1
4.1
ns
—
—
—
4.7
1
3.8
ns
Min.
—
Max.
—
V
CC
= 2.7V
Min.
—
Max.
3.6
V
CC
= 3.3V ± 0.3V
Min.
1
Max.
3
Unit
ns
NOTES:
1. See TEST CIRCUITS AND WAVEFORMS. T
A
= – 40°C to + 85°C.
2 Skew between any two outputs of the same package and switching in the same direction.
4
IDT74ALVCH16540
3.3V CMOS 16-BIT INVERTING BUFFER/LINE DRIVER
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
Symbol
V
LOAD
V
IH
V
T
V
LZ
V
HZ
C
L
V
CC(1)
= 3.3V±0.3V V
CC(1)
= 2.7V
6
2.7
1.5
300
300
50
6
2.7
1.5
300
300
50
V
CC(2)
= 2.5V±0.2V
2 x Vcc
Vcc
Vcc / 2
150
150
30
Unit
V
V
V
mV
mV
pF
SAME PHASE
INPUT TRANSITION
t
PLH
OUTPUT
t
PLH
OPPOSITE PHASE
INPUT TRANSITION
t
PHL
t
PHL
V
IH
V
T
0V
V
OH
V
T
V
OL
V
IH
V
T
0V
ALVC Link
Propagation Delay
ENABLE
CONTROL
INPUT
t
PZL
V
LOAD/2
OUTPUT
SWITCH
V
T
NORMALLY
CLOSED
LOW
t
PHZ
t
PZH
OUTPUT
SWITCH
NORMALLY
V
T
OPEN
HIGH
0V
t
PLZ
DISABLE
V
IH
V
T
0V
V
LOAD/2
V
LZ
V
OL
V
OH
V
HZ
0V
ALVC Link
V
CC
500Ω
Pulse
Generator
(1, 2)
V
LOAD
Open
GND
V
IN
D.U.T.
R
T
V
OUT
500Ω
C
L
ALVC Link
Test Circuit for All Outputs
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
≤
1.0MHz; t
F
≤
2.5ns; t
R
≤
2.5ns.
2. Pulse Generator for All Pulses: Rate
≤
1.0MHz; t
F
≤
2ns; t
R
≤
2ns.
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
Enable and Disable Times
DATA
INPUT
TIMING
INPUT
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
SWITCH POSITION
Test
Open Drain
Disable Low
Enable Low
Disable High
Enable High
All Other Tests
Switch
V
LOAD
GND
Open
t
SU
t
H
t
REM
t
SU
t
H
V
IH
V
T
0V
V
IH
V
T
0V
V
IH
V
T
0V
V
IH
V
T
0V
ALVC Link
INPUT
t
PLH1
t
PHL1
V
IH
V
T
0V
V
OH
V
T
V
OL
V
OH
V
T
V
OL
Set-up, Hold, and Release Times
OUTPUT 1
LOW-HIGH-LOW
PULSE
t
W
HIGH-LOW-HIGH
PULSE
V
T
t
SK
(x)
t
SK
(x)
OUTPUT 2
t
PLH2
t
PHL2
V
T
ALVC Link
Pulse Width
ALVC Link
t
SK
(x)
= t
PLH2
-
t
PLH1
or
t
PHL2
-
t
PHL1
Output Skew - t
SK
(
X
)
NOTES:
1. For t
SK
(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t
SK
(b) OUTPUT1 and OUTPUT2 are in the same bank.
5
查看更多>
参数对比
与IDT74ALVCH16540PV8相近的元器件有：IDT74ALVCH16540PA8、74ALVCH16540PA、74ALVCH16540PA9、74ALVCH16540PF、74ALVCH16540PF9、74ALVCH16540PV、74ALVCH16540PV8、74ALVCH16540PV9、IDT74ALVCH16540PF8。描述及对比如下：
型号 IDT74ALVCH16540PV8 IDT74ALVCH16540PA8 74ALVCH16540PA 74ALVCH16540PA9 74ALVCH16540PF 74ALVCH16540PF9 74ALVCH16540PV 74ALVCH16540PV8 74ALVCH16540PV9 IDT74ALVCH16540PF8
描述 Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, Inverted Output, CMOS, PDSO48, SSOP-48 Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, Inverted Output, CMOS, PDSO48, TSSOP-48 TSSOP-48, Tube TSSOP-48, Reel TVSOP-48, Tube TVSOP-48, Reel SSOP-48, Tube SSOP-48, Reel SSOP-48, Reel Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, Inverted Output, CMOS, PDSO48, TVSOP-48
零件包装代码 SSOP TSSOP TSSOP TSSOP TVSOP TVSOP SSOP SSOP SSOP SOIC
包装说明 SSOP, TSSOP, TSSOP, TSSOP48,.3,20 TSSOP, TSSOP, TSSOP48,.25,16 TSSOP, SSOP, SSOP48,.4 SSOP, SSOP, TSSOP,
针数 48 48 48 48 48 48 48 48 48 48
Reach Compliance Code unknown unknown not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant not_compliant unknown
其他特性 WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE
系列 ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A
JESD-30 代码 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0
长度 15.875 mm 12.5 mm 12.5 mm 12.5 mm 9.7 mm 9.7 mm 15.875 mm 15.875 mm 15.875 mm 9.7 mm
逻辑集成电路类型 BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
位数 8 8 8 8 8 8 8 8 8 8
功能数量 2 2 2 2 2 2 2 2 2 2
端口数量 2 2 2 2 2 2 2 2 2 2
端子数量 48 48 48 48 48 48 48 48 48 48
最高工作温度 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
输出极性 INVERTED INVERTED INVERTED INVERTED INVERTED INVERTED INVERTED INVERTED INVERTED INVERTED
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SSOP TSSOP TSSOP TSSOP TSSOP TSSOP SSOP SSOP SSOP TSSOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd） 3.6 ns 3.6 ns 3.6 ns 3.6 ns 3.6 ns 3.6 ns 3.6 ns 3.6 ns 3.6 ns 3.6 ns
座面最大高度 2.794 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 2.794 mm 2.794 mm 2.794 mm 1.2 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
端子面层 TIN LEAD TIN LEAD Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) TIN LEAD
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.635 mm 0.5 mm 0.5 mm 0.5 mm 0.4 mm 0.4 mm 0.635 mm 0.635 mm 0.635 mm 0.4 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
宽度 7.493 mm 6.1 mm 6.1 mm 6.1 mm 4.4 mm 4.4 mm 7.493 mm 7.493 mm 7.493 mm 4.4 mm
厂商名称 IDT (Integrated Device Technology) - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
认证状态 Not Qualified Not Qualified Not Qualified - Not Qualified - Not Qualified - - Not Qualified
Brand Name - - Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology -
是否无铅 - - 含铅 含铅 含铅 含铅 含铅 含铅 含铅 -
是否Rohs认证 - - 不符合 不符合 不符合 不符合 不符合 不符合 不符合 -
制造商包装代码 - - PA48 PA48 PF48 PF48 PV48 PV48 PV48 -
湿度敏感等级 - - 1 1 1 1 1 1 1 -
峰值回流温度（摄氏度） - - 240 240 240 240 225 225 225 -
处于峰值回流温度下的最长时间 - - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
热门器件
热门资源推荐
2个开关电源切换如何保持系统不掉电 嵌入式文件系统μC/FS的日志使用 proteus中这个符号在哪里找？示波器没有这一款啊。。。 学习板教程 第八课——蜂鸣器 请问 在cron表达式中 周几中用 * 和 ? 的区别 是什么，查了一些资料，说的都不清楚 【已结束】buy就趁现在：e络盟新用户免邮活动即将结束，跟帖晒单、留言有惊喜～ AD的PCB画Tabbed Routing锯齿状走线的方法 年前好礼，晒晒富士通活动奖品万用表 埃尔米特 EEWORLD大学堂----直播回放: Keysight & Qorvo 新一代无线连接的挑战与应对之道
PIC单片机控制的遥控防盗报警器电路 红外线探测报警器 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 RS-485基础知识:处理空闲总线条件的两种常见方法 如何构建一个触摸传感器电路 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路 基于TDA2003的简单低功耗汽车立体声放大器电路
器件捷径:
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ
需要登录后才可以下载。
登录取消