首页 > 器件类别 > 半导体 > 分立半导体

TISP70XXF3

72 V, 7.1 A, SILICON SURGE PROTECTOR

器件类别:半导体    分立半导体   

厂商名称:Bourns

厂商官网:http://www.bourns.com

下载文档
文档预览
*R
oH
S
CO
M
PL
IA
NT
TISP7072F3,TISP7082F3
LOW-VOLTAGE TRIPLE ELEMENT BIDIRECTIONAL
THYRISTOR OVERVOLTAGE PROTECTORS
TISP70xxF3 (LV) Overvoltage Protector Series
Patented Ion-Implanted Breakdown Region
- Precise DC and Dynamic Voltages
V
DRM
V
(BO)
Device
V
V
D Package (Top View)
T
NC
NC
R
1
2
3
4
8
7
6
5
G
NU
NU
G
‘7072F3
‘7082F3
58
66
72
82
Planar Passivated Junctions
Low Off-State Current..................................<10
μ
A
Rated for International Surge Wave Shapes
- Single and Simultaneous Impulses
I
TSP
Waveshape
Standard
A
NC - No internal connection.
NU - Non-usable; no external electrical connection should be
made to these pins.
Specified ratings require connection of pins 5 and 8.
Device Symbol
T
R
2/10
8/20
10/160
10/700
10/560
10/1000
GR-1089-CORE
IEC 61000-4-5
FCC Part 68
FCC Part 68
ITU-T K.20/21
FCC Part 68
GR-1089-CORE
85
80
65
50
45
40
............................................. UL Recognized Component
SD7XAB
Description
The TISP7xxxF3 series are 3-point overvoltage protectors
designed for protecting against metallic (differential mode) and
simultaneous longitudinal (common mode) surges. Each terminal
pair has the same voltage limiting values and surge current
capability. This terminal pair surge capability ensures that the
protector can meet the simultaneous longitudinal surge
requirement which is typically twice the metallic surge
requirement.
Each terminal pair has a symmetrical voltage-triggered
thyristor characteristic. Overvoltages are initially clipped by
breakdown clamping until the voltage rises to the breakover
level, which causes the device to crowbar into a low-voltage on
state. This low-voltage on state causes the current resulting from
the overvoltage to be safely diverted through the device.
G
Terminals T, R and G correspond to the
alternative line designators of A, B and C
How To Order
Device
TISP70xxF3
Package
D, Small-Outline
Carrier
Tape and Reel
Order As
TISP70xxF3DR-S
WARNING Cancer and Reproductive Harm
www.P65Warnings.ca.gov
*RoHS Directive 2002/95/EC Jan. 27, 2003 including Annex.
Specifications are subject to change without notice. Users should verify actual device performance in their specific
applications. The products described herein and this document are subject to specific legal disclaimers as set forth on the
last page of this document, and at
www.bourns.com/docs/legal/disclaimer.pdf.
MARCH 1994 - REVISED SEPTEMBER 2008
TISP70xxF3 (LV) Overvoltage Protector Series
Description (continued)
The high crowbar holding current helps prevent d.c. latchup as the diverted current subsides. These protectors are guaranteed to voltage limit
and withstand the listed lightning surges in both polarities.
These low voltage devices are guaranteed to suppress and withstand the listed international lightning surges on any terminal pair. Nine similar
devices with working voltages from 100 V to 275 V are detailed in the TISP7125F3 thru TISP7380F3 data sheet.
Absolute Maximum Ratings, TA = 25
°
C (Unless Otherwise Noted)
Rating
Repetitive peak off-state voltage, 0
°C
< T
A
< 70
°C
‘7072F3
‘7082F3
Non-repetitive peak on-state pulse current (see Notes 1 and 2)
1/2 (Gas tube differential transient, 1/2 voltage wave shape)
2/10 (Telcordia GR-1089-CORE, 2/10 voltage wave shape)
1/20 (ITU-T K.22, 1.2/50 voltage wave shape, 25
Ω
resistor)
8/20 (IEC 61000-4-5, combination wave generator, 1.2/50 voltage wave shape)
10/160 (FCC Part 68, 10/160 voltage wave shape)
4/250 (ITU-T K.20/21, 10/700 voltage wave shape, simultaneous)
0.2/310 (CNET I 31-24, 0.5/700 voltage wave shape)
5/310 (ITU-T K.20/21, 10/700 voltage wave shape, single)
5/320 (FCC Part 68, 9/720 voltage wave shape, single)
10/560 (FCC Part 68, 10/560 voltage wave shape)
10/1000 (Telcordia GR-1089-CORE, 10/1000 voltage wave shape)
Non-repetitive peak on-state current, 0
°C
< T
A
< 70
°C
(see Notes 1 and 3)
50 Hz, 1 s
Initial rate of rise of on-state current, Linear current ramp, Maximum ramp value < 38 A
Junction temperature
Storage temperature range
I
TSM
di
T
/dt
T
J
T
stg
I
PPSM
240
85
45
80
65
60
50
50
50
45
40
4.3
250
-65 to +150
-65 to +150
A
A/μs
°C
°C
A
V
DRM
58
66
V
Symbol
Value
Unit
NOTES: 1. Initially, t he TISP
®
device must be in thermal equilibrium at the specified T
A
. The surge may be repeated after the TISP
®
device
returns to its initial conditions. The rated current values may be applied singly either to the R to G or to the T to G or to the T
.
to R terminals. Additionally, both R to G and T to G may have their rated current values applied simultaneously (in this case
the total G terminal current will be twice the above rated current values).
2. See Thermal Information for derated I
PPSM
values 0
°C
< T
A
< 70
°C
and Applications Information for details on wave shapes.
3. Above 70
°C,
derate I
TSM
linearly to zero at 150
°C
lead temperature.
MARCH 1994 - REVISED SEPTEMBER 2008
Specifications are subject to change without notice.
Users should verify actual device performance in their specific applications.
The products described herein and this document are subject to specific legal disclaimers as set forth on the last page of this document, and at
www.bourns.com/docs/legal/disclaimer.pdf.
TISP70xxF3 (LV) Overvoltage Protector Series
Electrical Characteristics for all Terminal Pairs, T A = 25
°
C (Unless Otherwise Noted)
Parameter
Repetitive peak off-
state current
Breakover voltage
Test Conditions
V
D
= V
DRM
, 0
°C
< T
A
< 70
°C
dv/dt =
±250
V/ms, R
SOURCE
= 300
Ω
dv/dt
±1000
V/μs, Linear voltage ramp,
Maximum ramp value =
±500
V
di/dt =
±20
A/μs, Linear current ramp,
Maximum ramp value =
±10
A
dv/dt =
±250
V/ms, R
SOURCE
= 300
Ω
I
T
=
±5
A, t
W
= 100
μs
I
T
=
±5
A, di/dt = - /+30 mA/ms
Linear voltage ramp, Maximum ramp value < 0.85V
DRM
V
D
=
±50
V
f = 1 MHz,
f = 1 MHz,
f = 1 MHz,
f = 1 MHz,
f = 1 MHz,
‘7072F3
‘7082F3
‘7072F3
‘7082F3
±0.1
±0.15
±5
±10
69
73
66
56
33
37
Min
Typ
Max
±10
±72
±82
±90
±100
±0.8
±5
Unit
μA
V
I
DRM
V
(BO)
V
(BO)
I
(BO)
V
T
I
H
dv/dt
I
D
Impulse breakover
voltage
Breakover current
On-state voltage
Holding current
Critical rate of rise of
off-state voltage
Off-state current
V
A
V
A
kV/μs
μA
C
off
Off-state capacitance
V
d
= 1 V rms, V
D
= 0
V
d
= 1 V rms, V
D
= -1 V
V
d
= 1 V rms, V
D
= -2 V
V
d
= 1 V rms, V
D
= -5 V
V
d
= 1 V rms, V
D
= -50 V
53
56
51
43
25
29
pF
f = 1 MHz, V
d
= 1 V rms, V
DTR
= 0
(see Note 4)
NOTE
4: Three-terminal guarded measurement, unmeasured terminal voltage bias is zero. First six capacitance values, with bias V
D
, are
for the R-G and T-G terminals only. The last capacitance value, with bias V
DTR
, is for the T-R terminals.
Thermal Characteristics
Parameter
R
θ
JA
Junction to free air thermal resistance
Test Conditions
P
tot
= 0.8 W, T
A
= 25
°
C
5 cm
2
, FR4 PCB
Min
Typ
Max
160
Unit
°
C/W
MARCH 1994 - REVISED SEPTEMBER 2008
Specifications are subject to change without notice.
Users should verify actual device performance in their specific applications.
The products described herein and this document are subject to specific legal disclaimers as set forth on the last page of this document, and at
www.bourns.com/docs/legal/disclaimer.pdf.
TISP70xxF3 (LV) Overvoltage Protector Series
Parameter Measurement Information
+i
I
TSP
Quadrant I
Switching
Characteristic
I
TSM
V
(BO)
I
H
I
DRM
-v
V
DRM
I
DRM
I
H
V
D
I
D
I
D
V
D
V
DRM
+v
I
(BO)
I
(BO)
V
(BO)
I
TSM
Quadrant III
Switching
Characteristic
I
TSP
-i
PMXXAAA
Figure 1. Voltage-Current Characteristic for T and R Terminals
T and G and R and G Measurements are Referenced to the G Terminal
T and R Measurements are Referenced to the R Terminal
MARCH 1994 - REVISED SEPTEMBER 2008
Specifications are subject to change without notice.
Users should verify actual device performance in their specific applications.
The products described herein and this document are subject to specific legal disclaimers as set forth on the last page of this document, and at
www.bourns.com/docs/legal/disclaimer.pdf.
TISP70xxF3 (LV) Overvoltage Protector Series
Typical Characteristics - R and G, or T and G Terminals
OFF-STATE CURRENT
vs
JUNCTION TEMPERATURE
NORMALIZED BREAKDOWN VOLTAGES
vs
JUNCTION TEMPERATURE
TC7LAE
100
TC7LAC
Normalized Breakdown Voltages
1.2
10
I
D
- Off-State Current -
μ
A
1
1.1
V
(BO)
V
(BR)M
1.0
V
(BR)
Normalized to V
(BR)
I
(BR)
= 1 mA and 25
°
C
Positive Polarity
0-1
V
D
= -50 V
V
D
= 50 V
0-01
0-001
-25
0
25
50
75
100
125
150
T
J
- Junction Temperature -
°
C
0.9
-25
0
25
50
75
100
125
150
T
J
- Junction Temperature -
°C
Figure 2.
Figure 3.
NORMALIZED BREAKDOWN VOLTAGES
vs
JUNCTION TEMPERATURE
TC7LAF
100
OFF-STATE CURRENT
vs
ON-STATE VOLTAGE
TC7LAL
Positive Polarity
Normalized Breakdown Voltages
1.2
I
T
- On-State Current - A
Normalized to V
(BR)
I
(BR)
= 1 mA and 25
°C
V
(BR)M
0.9
-25
0
25
50
75
100
125
150
T
J
- Junction Temperature -
°C
Negative Polarity
1
1
2
13
4
5
6
7 8 9 0
V
T
- On-State Voltage - V
1.1
V
(BO)
10
1.0
V
(BR)
150
°C
25
°C
-40
°C
Figure 4.
MARCH 1994 - REVISED SEPTEMBER 2008
Figure 5.
Specifications are subject to change without notice.
Users should verify actual device performance in their specific applications.
The products described herein and this document are subject to specific legal disclaimers as set forth on the last page of this document, and at
www.bourns.com/docs/legal/disclaimer.pdf.
查看更多>
参数对比
与TISP70XXF3相近的元器件有:TISP7072F3D、TISP7072F3D-S。描述及对比如下:
型号 TISP70XXF3 TISP7072F3D TISP7072F3D-S
描述 72 V, 7.1 A, SILICON SURGE PROTECTOR 72 V, 7.1 A, SILICON SURGE PROTECTOR 72 V, 7.1 A, SILICON SURGE PROTECTOR
是否无铅 - 含铅 不含铅
是否Rohs认证 - 不符合 符合
厂商名称 - Bourns Bourns
零件包装代码 - SOIC SOIC
包装说明 - SMALL OUTLINE, R-PDSO-G8 ROHS COMPLIANT, SOP-8
针数 - 8 8
Reach Compliance Code - unknow compli
ECCN代码 - EAR99 EAR99
其他特性 - UL RECOGNIZED UL RECOGNIZED
最大转折电压 - 72 V 72 V
配置 - DELTA CONNECTED, 3 ELEMENTS DELTA CONNECTED, 3 ELEMENTS
最大断态直流电压 - 58 V 58 V
JEDEC-95代码 - MS-012AA MS-012AA
JESD-30 代码 - R-PDSO-G8 R-PDSO-G8
通态非重复峰值电流 - 4.3 A 4.3 A
元件数量 - 3 3
端子数量 - 8 8
最高工作温度 - 150 °C 150 °C
最低工作温度 - -65 °C -65 °C
封装主体材料 - PLASTIC/EPOXY PLASTIC/EPOXY
封装形状 - RECTANGULAR RECTANGULAR
封装形式 - SMALL OUTLINE SMALL OUTLINE
峰值回流温度(摄氏度) - NOT SPECIFIED NOT SPECIFIED
认证状态 - Not Qualified Not Qualified
表面贴装 - YES YES
端子形式 - GULL WING GULL WING
端子位置 - DUAL DUAL
处于峰值回流温度下的最长时间 - NOT SPECIFIED NOT SPECIFIED
触发设备类型 - SILICON SURGE PROTECTOR SILICON SURGE PROTECTOR
毕业设计
有没有会做ucosii在msp430上移植的啊? 毕业设计 有没有会做ucosii在msp430上移...
maxujian 实时操作系统RTOS
关于MSP430
这种单片机的振荡电路和其他单片机不同,内部有DCO,可以直接使用;如果要用外部晶体需要在程序中开启。...
kmust_tlj 微控制器 MCU
请教
谁知道MM1007的技术资料.谢谢 请教 请在 http://datasheet.eeworld.c...
请教 RF/无线
STM32F103C8 旋转编码器 控制PWM 软件代码
//encoder.h 如下 #ifndef __ENCODER_H #define __ENC...
lange98 stm32/stm8
EEWORLD大学堂----多核DSP软件开发套件
多核DSP软件开发套件 : https://training.eeworld.com.cn/co...
chenyy DSP 与 ARM 处理器
山泽之间,聆听自然与科技的和谐共鸣
这个快节奏的时代里,人们总是在寻找一片宁静之地,让心灵得以休憩。而在这片宁静中,选择一款合适的音频...
SAMZHE山泽 测试/测量
热门器件
热门资源推荐
器件捷径:
L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ
需要登录后才可以下载。
登录取消