型号
  • 型号
  • 关键词
首页 > 器件类别 > 逻辑 > 逻辑

74HC112DB

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16

器件类别：逻辑    逻辑   

厂商名称：Philips Semiconductors (NXP Semiconductors N.V.)

厂商官网：https://www.nxp.com/

器件标准：

下载文档
参数 预览 参数对比
74HC112DB 在线购买

供应商：

器件：74HC112DB

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
是否Rohs认证
符合
厂商名称
Philips Semiconductors (NXP Semiconductors N.V.)
包装说明
SSOP, SSOP16,.3
Reach Compliance Code
unknow
JESD-30 代码
R-PDSO-G16
负载电容（CL）
50 pF
逻辑集成电路类型
J-K FLIP-FLOP
最大频率@ Nom-Su
20000000 Hz
最大I（ol）
0.004 A
湿度敏感等级
1
功能数量
2
端子数量
16
最高工作温度
125 °C
最低工作温度
-40 °C
封装主体材料
PLASTIC/EPOXY
封装代码
SSOP
封装等效代码
SSOP16,.3
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, SHRINK PITCH
电源
2/6 V
认证状态
Not Qualified
表面贴装
YES
技术
CMOS
温度等级
AUTOMOTIVE
端子形式
GULL WING
端子节距
0.635 mm
端子位置
DUAL
触发器类型
NEGATIVE EDGE
文档预览
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
•
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT112
Dual JK flip-flop with set and reset;
negative-edge trigger
Product specification
Supersedes data of December 1990
File under Integrated Circuits, IC06
1998 Jun 10
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
FEATURES
•
Asynchronous set and reset
•
Output capability: standard
•
I
CC
category: flip-flops
GENERAL DESCRIPTION
The 74HC/HCT112 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT112 are dual negative-edge triggered
JK-type flip-flops featuring individual nJ, nK, clock (nCP),
set (nS
D
) and reset (nR
D
) inputs.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°C;
t
r
= t
f
= 6 ns
74HC/HCT112
The set and reset inputs, when LOW, set or reset the
outputs as shown in the function table regardless of the
levels at the other inputs.
A HIGH level at the clock (nCP) input enables the nJ and
nK inputs and data will be accepted. The nJ and nK inputs
control the state changes of the flip-flops as shown in the
function table. The nJ and nK inputs must be stable one
set-up time prior to the HIGH-to-LOW clock transition for
predictable operation.
Output state changes are initiated by the HIGH-to-LOW
transition of nCP.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
TYPICAL
SYMBOL
t
PHL
/ t
PLH
PARAMETER
propagation delay
nCP to nQ, nQ
nS
D
to nQ, nQ
nR
D
to nQ, nQ
f
max
C
I
C
PD
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
2. For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
−
1.5 V
maximum clock frequency
input capacitance
power dissipation capacitance per flip-flop notes 1 and 2
CONDITIONS
HC
C
L
= 15 pF; V
CC
= 5 V
17
15
18
66
3.5
27
19
15
19
70
3.5
30
ns
ns
ns
MHz
pF
pF
HCT
UNIT
1998 Jun 10
2
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
ORDERING INFORMATION
TYPE
NUMBER
74HC112D;
74HCT112D
74HC112DB;
74HCT112DB
74HC112N;
74HCT112N
74HC112PW;
74HCT112PW
PACKAGE
NAME
SO16
SSOP16
DIP16
TSSOP16
DESCRIPTION
plastic small outline package; 16 leads; body width 3.9 mm
74HC/HCT112
VERSION
SOT109-1
SOT338-1
SOT38-1
SOT403-1
plastic shrink small outline package; 16 leads; body width 5.3 mm
plastic dual in-line package; 16 leads (300 mil); long body
plastic thin shrink small outline package; 16 leads; body width 4.4 mm
PIN DESCRIPTION
PIN NO.
1, 13
2, 12
3, 11
4, 10
5, 9
6, 7
8
15, 14
16
SYMBOL
1CP, 2CP
1K, 2K
1J, 2J
1S
D
, 2S
D
1Q, 2Q
1Q, 2Q
GND
1R
D
, 2R
D
V
CC
NAME AND FUNCTION
clock input (HIGH-to-LOW, edge triggered)
data inputs; flip-flops 1 and 2
data inputs; flip-flops 1 and 2
set inputs (active LOW)
true flip-flop outputs
complement flip-flop outputs
ground (0 V)
reset inputs (active LOW)
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
1998 Jun 10
3
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
FUNCTION TABLE
INPUTS
OPERATING MODE
nS
D
asynchronous set
asynchronous reset
undetermined
toggle
load “0” (reset)
load “1” (set)
hold “no change”
Note
L
H
L
H
H
H
H
nR
D
H
L
L
H
H
H
H
nCP
X
X
X
↓
↓
↓
↓
nJ
X
X
X
h
l
h
l
74HC/HCT112
OUTPUTS
nK
X
X
X
h
h
l
l
nQ
H
L
H
q
L
H
q
nQ
L
H
L
q
H
L
q
Fig.4 Functional diagram.
1. If nS
D
and nR
D
simultaneously go from LOW to HIGH, the output states will
be unpredictable.
H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP
transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP
transition
q = lower case letters indicate the state of the referenced output one set-up
time prior to the HIGH-to-LOW CP transition
X = don’t care
↓
= HIGH-to-LOW CP transition
Fig.5 Logic diagram (one flip-flop).
1998 Jun 10
4
Philips Semiconductors
Product specification
Dual JK flip-flop with set and reset;
negative-edge trigger
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
I
CC
category: flip-flops
74HC/HCT112
1998 Jun 10
5
查看更多>
参数对比
与74HC112DB相近的元器件有：74HC112、74HC112N、74HC112PW、74HCT112DB、74HCT112、74HCT112N、74HCT112D、74HCT112PW。描述及对比如下：
型号 74HC112DB 74HC112 74HC112N 74HC112PW 74HCT112DB 74HCT112 74HCT112N 74HCT112D 74HCT112PW
描述 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 8-Line To 3-Line Priority Encoders 16-SO -40 to 85 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
是否Rohs认证 符合 - 符合 符合 符合 - 符合 符合 符合
厂商名称 Philips Semiconductors (NXP Semiconductors N.V.) - Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.) - Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.) Philips Semiconductors (NXP Semiconductors N.V.)
包装说明 SSOP, SSOP16,.3 - DIP, DIP16,.3 TSSOP, TSSOP16,.25 SSOP, SSOP16,.3 - DIP, DIP16,.3 SOP, SOP16,.25 TSSOP, TSSOP16,.25
Reach Compliance Code unknow - unknow unknow unknow - unknow unknow unknow
JESD-30 代码 R-PDSO-G16 - R-PDIP-T16 R-PDSO-G16 R-PDSO-G16 - R-PDIP-T16 R-PDSO-G16 R-PDSO-G16
负载电容（CL） 50 pF - 50 pF 50 pF 50 pF - 50 pF 50 pF 50 pF
逻辑集成电路类型 J-K FLIP-FLOP - J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP - J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP
最大频率@ Nom-Su 20000000 Hz - 20000000 Hz 20000000 Hz 20000000 Hz - 20000000 Hz 20000000 Hz 20000000 Hz
最大I（ol） 0.004 A - 0.004 A 0.004 A 0.004 A - 0.004 A 0.004 A 0.004 A
功能数量 2 2 2 2 2 - 2 2 2
端子数量 16 16 16 16 16 - 16 16 16
最高工作温度 125 °C - 125 °C 125 °C 85 °C - 85 °C 85 °C 85 °C
最低工作温度 -40 °C - -40 °C -40 °C -40 °C - -40 °C -40 °C -40 °C
封装主体材料 PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SSOP - DIP TSSOP SSOP - DIP SOP TSSOP
封装等效代码 SSOP16,.3 - DIP16,.3 TSSOP16,.25 SSOP16,.3 - DIP16,.3 SOP16,.25 TSSOP16,.25
封装形状 RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, SHRINK PITCH - IN-LINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH - IN-LINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源 2/6 V - 2/6 V 2/6 V 5 V - 5 V 5 V 5 V
认证状态 Not Qualified - Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified
表面贴装 YES YES NO YES YES - NO YES YES
技术 CMOS - CMOS CMOS CMOS - CMOS CMOS CMOS
温度等级 AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE INDUSTRIAL - INDUSTRIAL INDUSTRIAL INDUSTRIAL
端子形式 GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING - THROUGH-HOLE GULL WING GULL WING
端子节距 0.635 mm - 2.54 mm 0.635 mm 0.635 mm - 2.54 mm 1.27 mm 0.635 mm
端子位置 DUAL DUAL DUAL DUAL DUAL - DUAL DUAL DUAL
触发器类型 NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE - NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
热门器件
热门资源推荐
长虹29E18彩电电路图 人工神经网络控制的实时仿真系统 半导体制程基本知识 EEWorld电子资料：8255A 手绘揭秘基本功能电路 夏普C-3700DK彩电电路图 VKD233DR DFN6L 2*2体积 更小封装触摸感应IC适合TWS耳机耳塞 RoHS金属物质含量限制参考 概率论和数理统计] 海信TF3400D彩电电路图
急求150°工作环境下 3.7V锂电池升5V供单片机使用电路，谢谢大家 六轴机器人中的六轴是什么？ ARGB888 在一帧数据内画框的实现 变流器的问题 采购串联谐振要考虑到生产工艺 一键下载TE样品应用工具包，查看秘笈！ 是德科技下载有好礼：高速数字测试修炼手册 活动开始啦 05.26【每日一问】对于死循环，你最喜欢那种？ 《Python编程快速上手》5、通过试验了解列表与字典 LCD段码屏亮度是怎么定义的？
PIC单片机控制的遥控防盗报警器电路 用数字电路CD4069制作的万能遥控轻触开关 红外线探测报警器 短波AM发射器电路设计图 使用ESP8266从NTP服务器获取时间并在OLED显示器上显示 开关电源的基本组成及工作原理 用NE555制作定时器 带有短路保护系统的5V直流稳压电源电路图 如何调制IC555振荡器 基于ICL296的大电流开关稳压器电源电路
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消