型号
  • 型号
  • 关键词
首页 > 器件类别 > 半导体 > 逻辑

DM74LS74AM

LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
LS 系列, 双正边沿D触发器, 互补输出, PDSO14

器件类别：半导体    逻辑   

厂商名称：National Semiconductor（TI ）

厂商官网：http://www.ti.com

下载文档
参数 预览 参数对比
DM74LS74AM 在线购买

供应商：

器件：DM74LS74AM

价格：-

最低购买：-

库存：点击查看

点击购买

器件参数
参数名称
属性值
功能数量
2
端子数量
14
最大工作温度
70 Cel
最小工作温度
0.0 Cel
最大供电/工作电压
5.25 V
最小供电/工作电压
4.75 V
额定供电电压
5 V
加工封装描述
0.150 INCH, MS-120, SOIC-14
状态
ACTIVE
工艺
TTL
包装形状
RECTANGULAR
包装尺寸
SMALL OUTLINE
表面贴装
Yes
端子形式
GULL WING
端子间距
1.27 mm
端子涂层
TIN LEAD
端子位置
DUAL
包装材料
PLASTIC/EPOXY
温度等级
COMMERCIAL
系列
LS
逻辑IC类型
D FLIP-FLOP
位数
1
输出极性
COMPLEMENTARY
传播延迟TPD
35 ns
触发器类型
POSITIVE EDGE
最大-最小频率
25 MHz
文档预览
54LS74 DM54LS74A DM74LS74A Dual Positive-Edge-Triggered
D Flip-Flops with Preset Clear and Complementary Outputs
June 1989
54LS74 DM54LS74A DM74LS74A
Dual Positive-Edge-Triggered D Flip-Flops
with Preset Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D flip-flops with complementary outputs The informa-
tion on the D input is accepted by the flip-flops on the posi-
tive going edge of the clock pulse The triggering occurs at a
voltage level and is not directly related to the transition time
of the rising edge of the clock The data on the D input may
be changed while the clock is low or high without affecting
the outputs as long as the data setup and hold times are not
violated A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs
Features
Y
Alternate military aerospace device (54LS74) is avail-
able Contact a National Semiconductor Sales Office
Distributor for specifications
Connection Diagram
Dual-In-Line Package
TL F 6373 – 1
Order Number 54LS74DMQB 54LS74FMQB 54LS74LMQB
DM54LS74AJ DM54LS74AW DM74LS74AM or DM74LS74AN
See NS Package Number E20A J14A M14A N14A or W14B
Function Table
Inputs
PR
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
D
X
X
X
H
L
X
Outputs
Q
H
L
H
H
L
Q
0
Q
L
H
H
L
H
Q
0
u
u
L
H
e
High Logic Level
X
e
Either Low or High Logic Level
L
e
Low Logic Level
u
e
Positive-going Transition
e
This configuration is nonstable that is it will not persist when either the preset
and or clear inputs return to their inactive (high) level
Q
0
e
The output logic level of Q before the indicated input conditions were established
C
1995 National Semiconductor Corporation
TL F 6373
RRD-B30M105 Printed in U S A
Absolute Maximum Ratings
(Note)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
b
55 C to
a
125 C
DM54LS and 54LS
DM74LS
0 C to
a
70 C
Storage Temperature Range
b
65 C to
a
150 C
Note
The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed The device should not be operated at these limits The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings
The ‘‘Recommended Operating Conditions’’ table will define
the conditions for actual device operation
Recommended Operating Conditions
Symbol
V
CC
V
IH
V
IL
I
OH
I
OL
f
CLK
f
CLK
t
W
Parameter
Min
Supply Voltage
High Level Input Voltage
Low Level Input Voltage
High Level Output Current
Low Level Output Current
Clock Frequency (Note 2)
Clock Frequency (Note 3)
Pulse Width
(Note 2)
Clock High
Preset Low
Clear Low
t
W
Pulse Width
(Note 3)
Clock High
Preset Low
Clear Low
t
SU
t
SU
t
H
T
A
Setup Time (Notes 1 and 2)
Setup Time (Notes 1 and 3)
Hold Time (Note 1 and 4)
Free Air Operating Temperature
0
0
18
15
15
25
20
20
20
u
25
u
0
u
b
55
DM54LS74A
Nom
5
Max
55
Min
4 75
2
07
b
0 4
DM74LS74A
Nom
5
Max
5 25
Units
V
V
08
b
0 4
45
2
V
mA
mA
MHz
MHz
4
25
20
0
0
18
15
15
25
20
20
20
u
25
u
0
u
125
0
8
25
20
ns
ns
ns
ns
ns
70
C
Note 1
The symbol (
u
) indicates the rising edge of the clock pulse is used for reference
Note 2
C
L
e
15 pF R
L
e
2 kX T
A
e
25 C and V
CC
e
5V
Note 3
C
L
e
50 pF R
L
e
2 kX T
A
e
25 C and V
CC
e
5V
Note 4
T
A
e
25 C and V
CC
e
5V
2
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
V
I
V
OH
Parameter
Input Clamp Voltage
High Level Output
Voltage
Low Level Output
Voltage
Conditions
V
CC
e
Min I
I
e b
18 mA
V
CC
e
Min I
OH
e
Max
V
IL
e
Max V
IH
e
Min
V
CC
e
Min I
OL
e
Max
V
IL
e
Max V
IH
e
Min
I
OL
e
4 mA V
CC
e
Min
I
I
Input Current Max
Input Voltage
V
CC
e
Max
V
I
e
7V
DM54
DM74
DM54
DM74
DM74
Data
Clock
Preset
Clear
I
IH
High Level Input
Current
V
CC
e
Max
V
I
e
2 7V
Data
Clock
Clear
Preset
I
IL
Low Level Input
Current
V
CC
e
Max
V
I
e
0 4V
Data
Clock
Preset
Clear
I
OS
Short Circuit
Output Current
Supply Current
V
CC
e
Max
(Note 2)
V
CC
e
Max (Note 3)
DM54
DM74
b
20
b
20
Min
Typ
(Note 1)
Max
b
1 5
Units
V
V
25
27
34
34
0 25
0 35
0 25
04
05
04
01
01
02
02
20
20
40
40
b
0 4
b
0 4
b
0 8
b
0 8
b
100
b
100
V
OL
V
mA
mA
mA
mA
mA
I
CC
4
8
Note 1
All typicals are at V
CC
e
5V T
A
e
25 C
Note 2
Not more than one output should be shorted at a time and the duration should not exceed one second For devices with feedback from the outputs where
shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V
O
e
2 25V and 2 125V for DM54 and
DM74 series respectively with the minimum and maximum limits reduced by one half from their stated values This is very useful when using automatic test
equipment
Note 3
With all outputs open I
CC
is measured with CLOCK grounded after setting the Q and Q outputs high in turn
Switching Characteristics
at V
CC
e
5V and T
A
e
25 C (See Section 1 for Test Waveforms and Output Load)
Symbol
Parameter
From (Input)
To (Output)
R
L
e
2 kX
C
L
e
15 pF
Min
f
MAX
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
Maximum Clock Frequency
Propagation Delay Time
Low to High Level Output
Propagation Delay Time
High to Low Level Output
Propagation Delay Time
Low to High Level Output
Propagation Delay Time
High to Low Level Output
Propagation Delay Time
Low to High Level Output
Propagation Delay Time
High to Low Level Output
Clock to
Q or Q
Clock to
Q or Q
Preset
to Q
Preset
to Q
Clear
to Q
Clear
to Q
3
25
25
30
25
30
25
30
Max
C
L
e
50 pF
Min
20
35
35
35
35
35
35
Max
MHz
ns
ns
ns
ns
ns
ns
Units
Physical Dimensions
inches (millimeters)
Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS74LMQB
NS Package Number E20A
14-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS74DMQB or DM54LS74AJ
NS Package Number J14A
4
Physical Dimensions
inches (millimeters) (Continued)
14-Lead Small Outline Molded Package (M)
Order Number DM74LS74AM
NS Package Number M14A
14-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS74AN
NS Package Number N14A
5
查看更多>
参数对比
与DM74LS74AM相近的元器件有：74LS74、DM54LS74A、DM54LS74AJ、DM54LS74AW、54LS74LMQB、54LS74FMQB、54LS74DMQB、54LS74、DM74LS74AN。描述及对比如下：
型号 DM74LS74AM 74LS74 DM54LS74A DM54LS74AJ DM54LS74AW 54LS74LMQB 54LS74FMQB 54LS74DMQB 54LS74 DM74LS74AN
描述 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
功能数量 2 2 2 2 2 2 2 2 2 2
端子数量 14 14 14 14 14 14 14 14 14 14
端子形式 GULL WING GULL WING GULL WING THROUGH-HOLE FLAT GULL WING GULL WING GULL WING GULL WING THROUGH-HOLE
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL MILITARY MILITARY COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
系列 LS LS LS LS LS LS LS LS LS LS
位数 1 1 1 1 1 1 1 1 1 1
输出极性 COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
最大工作温度 70 Cel 70 Cel 70 Cel - - 70 Cel 70 Cel 70 Cel 70 Cel 70 Cel
最小工作温度 0.0 Cel 0.0 Cel 0.0 Cel - - 0.0 Cel 0.0 Cel 0.0 Cel 0.0 Cel 0.0 Cel
最大供电/工作电压 5.25 V 5.25 V 5.25 V - - 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
最小供电/工作电压 4.75 V 4.75 V 4.75 V - - 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
额定供电电压 5 V 5 V 5 V - - 5 V 5 V 5 V 5 V 5 V
加工封装描述 0.150 INCH, MS-120, SOIC-14 0.150 INCH, MS-120, SOIC-14 0.150 INCH, MS-120, SOIC-14 - - 0.150 INCH, MS-120, SOIC-14 0.150 INCH, MS-120, SOIC-14 0.150 INCH, MS-120, SOIC-14 0.150 INCH, MS-120, SOIC-14 0.300 INCH, PLASTIC, MS-001, DIP-14
状态 ACTIVE ACTIVE ACTIVE - - ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE
工艺 TTL TTL TTL - - TTL TTL TTL TTL TTL
包装形状 RECTANGULAR RECTANGULAR RECTANGULAR - - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
包装尺寸 SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE - - SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE IN-LINE
表面贴装 Yes Yes Yes NO YES Yes Yes Yes Yes -
端子间距 1.27 mm 1.27 mm 1.27 mm - - 1.27 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm
端子涂层 TIN LEAD TIN LEAD TIN LEAD - - TIN LEAD TIN LEAD TIN LEAD TIN LEAD TIN LEAD
包装材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
逻辑IC类型 D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP - - D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
传播延迟TPD 35 ns 35 ns 35 ns - - 35 ns 35 ns 35 ns 35 ns 35 ns
最大-最小频率 25 MHz 25 MHz 25 MHz - - 25 MHz 25 MHz 25 MHz 25 MHz 25 MHz
热门器件
热门资源推荐
大连理工大学通信原理习题集.pdf 运算放大器稳定性分析(TI合集) 波形发生器.doc 比较经典的电池保护（非原创） 加湿器电路图 A Class-D CMOS DCO with an on-chip LDO 《Ground_and_safety_earth》英文版 电话机原理图 MK_激光打印机简易维修手册 181页 4.5M.pdf 经典晶体管电子线路300例
电视和电脑的HDMI端口有什么区别？ 【转帖】电子元器件筛选方案的设计原则及筛选项目 Nordic蓝牙ICnRF52832与52840差异介绍 今日直播：ADI在可穿戴产品中的生命体征监测解决方案 【ufun学习】蜂鸣例程的剖析 阅读打卡第四站：芯片设计面面观--《了不起的芯片》 imp803驱动冷光电路 《了不起的芯片》4、第三章<高深且艺术--芯片设计面面观>读后感 求购图中电磁阀 缺芯困境如何解决？云汉芯城了解一下！
简洁的过零调功器电路设计与分析 单稳态控制电路设计与分析 光控电路设计与分析 永不缺相启动运行的电动机控制电路 IGBT模块通过控制门极阻断过电流 MT3608构成3.7V转12V的升压电路图 运算放大器IC741的基本工作原理及在电路中的实现方式 比较常见的功率整流器和滤波电路 一个简单的红外耳机电路 基于TDA1554的立体声放大器电路
器件捷径:
S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY
需要登录后才可以下载。
登录取消