大学堂
我的
  • 本课程为精品课,您可以登录eeworld继续观看:
  • 5g_ Timing Reports
  • 继续观看

课程介绍共计73课时,19小时57分0秒


Digital VLSI Design (RTL to GDS)
Bar-Ilan University 83-612: Digital VLSI Design

In this course, I cover the basics of Chip Implementation, from designing the logic (RTL) to providing a layout ready for fabrication (GDS).

Lecture slides can be found on the EnICS Labs web site at: 
https://enicslabs.com/academic-courses/dvd-english/

上传者:抛砖引玉
猜你喜欢
热门下载
热门帖子
网友正在看